About the Execution of LoLA for DoubleLock-PT-p1s3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.336 | 1070705.00 | 955055.00 | 5849.40 | ?F??????????F?FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134600603.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleLock-PT-p1s3, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134600603
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.8M
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.0K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 19 15:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 13:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Apr 12 13:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.4M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-00
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-01
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-02
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-03
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-04
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-05
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-06
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-07
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-08
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-09
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-10
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-11
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-12
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-13
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-14
FORMULA_NAME DoubleLock-PT-p1s3-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717058270129
FORMULA DoubleLock-PT-p1s3-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717059340834
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 256 transitions removed,132 places removed
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 DoubleLock-PT-p1s3-LTLCardinality-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 DoubleLock-PT-p1s3-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for DoubleLock-PT-p1s3-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for DoubleLock-PT-p1s3-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 9 (type CNST) for 6 DoubleLock-PT-p1s3-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 9 (type CNST) for DoubleLock-PT-p1s3-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 DoubleLock-PT-p1s3-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for DoubleLock-PT-p1s3-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 DoubleLock-PT-p1s3-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for DoubleLock-PT-p1s3-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 DoubleLock-PT-p1s3-LTLCardinality-03
[[35mlola[0m][I] time limit : 290 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 28 DoubleLock-PT-p1s3-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for DoubleLock-PT-p1s3-LTLCardinality-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 1/290 2/2000 DoubleLock-PT-p1s3-LTLCardinality-03 126413 m, 25282 m/sec, 177361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 6/290 6/2000 DoubleLock-PT-p1s3-LTLCardinality-03 648412 m, 104399 m/sec, 879618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 11/290 11/2000 DoubleLock-PT-p1s3-LTLCardinality-03 1171762 m, 104670 m/sec, 1577421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 16/290 15/2000 DoubleLock-PT-p1s3-LTLCardinality-03 1704315 m, 106510 m/sec, 2287491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 21/290 20/2000 DoubleLock-PT-p1s3-LTLCardinality-03 2236830 m, 106503 m/sec, 2997510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 26/290 25/2000 DoubleLock-PT-p1s3-LTLCardinality-03 2768430 m, 106320 m/sec, 3706312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 31/290 29/2000 DoubleLock-PT-p1s3-LTLCardinality-03 3300586 m, 106431 m/sec, 4415851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 36/290 34/2000 DoubleLock-PT-p1s3-LTLCardinality-03 3831181 m, 106119 m/sec, 5123313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 41/290 38/2000 DoubleLock-PT-p1s3-LTLCardinality-03 4362221 m, 106208 m/sec, 5831364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 46/290 43/2000 DoubleLock-PT-p1s3-LTLCardinality-03 4886445 m, 104844 m/sec, 6530329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 51/290 48/2000 DoubleLock-PT-p1s3-LTLCardinality-03 5411948 m, 105100 m/sec, 7231000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 56/290 52/2000 DoubleLock-PT-p1s3-LTLCardinality-03 5939705 m, 105551 m/sec, 7934677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 61/290 57/2000 DoubleLock-PT-p1s3-LTLCardinality-03 6467175 m, 105494 m/sec, 8637969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 66/290 61/2000 DoubleLock-PT-p1s3-LTLCardinality-03 6998992 m, 106363 m/sec, 9347062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 71/290 66/2000 DoubleLock-PT-p1s3-LTLCardinality-03 7530526 m, 106306 m/sec, 10055772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 76/290 71/2000 DoubleLock-PT-p1s3-LTLCardinality-03 8061597 m, 106214 m/sec, 10763866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 81/290 75/2000 DoubleLock-PT-p1s3-LTLCardinality-03 8592880 m, 106256 m/sec, 11472244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 86/290 80/2000 DoubleLock-PT-p1s3-LTLCardinality-03 9124624 m, 106348 m/sec, 12181237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 91/290 85/2000 DoubleLock-PT-p1s3-LTLCardinality-03 9654804 m, 106036 m/sec, 12888142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 96/290 89/2000 DoubleLock-PT-p1s3-LTLCardinality-03 10185653 m, 106169 m/sec, 13595942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 101/290 94/2000 DoubleLock-PT-p1s3-LTLCardinality-03 10716207 m, 106110 m/sec, 14303347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 106/290 98/2000 DoubleLock-PT-p1s3-LTLCardinality-03 11244590 m, 105676 m/sec, 15007857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 111/290 103/2000 DoubleLock-PT-p1s3-LTLCardinality-03 11775000 m, 106082 m/sec, 15715072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 116/290 108/2000 DoubleLock-PT-p1s3-LTLCardinality-03 12303803 m, 105760 m/sec, 16420142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 121/290 112/2000 DoubleLock-PT-p1s3-LTLCardinality-03 12834556 m, 106150 m/sec, 17127813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 126/290 117/2000 DoubleLock-PT-p1s3-LTLCardinality-03 13364295 m, 105947 m/sec, 17834131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 131/290 121/2000 DoubleLock-PT-p1s3-LTLCardinality-03 13893629 m, 105866 m/sec, 18539910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 136/290 126/2000 DoubleLock-PT-p1s3-LTLCardinality-03 14423654 m, 106005 m/sec, 19246608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 141/290 131/2000 DoubleLock-PT-p1s3-LTLCardinality-03 14952782 m, 105825 m/sec, 19952115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 146/290 135/2000 DoubleLock-PT-p1s3-LTLCardinality-03 15482274 m, 105898 m/sec, 20658103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 151/290 140/2000 DoubleLock-PT-p1s3-LTLCardinality-03 16011346 m, 105814 m/sec, 21363532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 156/290 144/2000 DoubleLock-PT-p1s3-LTLCardinality-03 16540521 m, 105835 m/sec, 22069099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 161/290 149/2000 DoubleLock-PT-p1s3-LTLCardinality-03 17070215 m, 105938 m/sec, 22775358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 166/290 154/2000 DoubleLock-PT-p1s3-LTLCardinality-03 17600249 m, 106006 m/sec, 23482069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 171/290 158/2000 DoubleLock-PT-p1s3-LTLCardinality-03 18128395 m, 105629 m/sec, 24186264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 176/290 163/2000 DoubleLock-PT-p1s3-LTLCardinality-03 18657212 m, 105763 m/sec, 24891352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 181/290 167/2000 DoubleLock-PT-p1s3-LTLCardinality-03 19185579 m, 105673 m/sec, 25595843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 186/290 172/2000 DoubleLock-PT-p1s3-LTLCardinality-03 19713830 m, 105650 m/sec, 26300176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 191/290 177/2000 DoubleLock-PT-p1s3-LTLCardinality-03 20240037 m, 105241 m/sec, 27001788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 196/290 181/2000 DoubleLock-PT-p1s3-LTLCardinality-03 20766477 m, 105288 m/sec, 27703705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 201/290 186/2000 DoubleLock-PT-p1s3-LTLCardinality-03 21293566 m, 105417 m/sec, 28406494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 206/290 190/2000 DoubleLock-PT-p1s3-LTLCardinality-03 21819937 m, 105274 m/sec, 29108319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 211/290 195/2000 DoubleLock-PT-p1s3-LTLCardinality-03 22345470 m, 105106 m/sec, 29809032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 216/290 200/2000 DoubleLock-PT-p1s3-LTLCardinality-03 22874176 m, 105741 m/sec, 30513972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 221/290 204/2000 DoubleLock-PT-p1s3-LTLCardinality-03 23401163 m, 105397 m/sec, 31216622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 226/290 209/2000 DoubleLock-PT-p1s3-LTLCardinality-03 23928260 m, 105419 m/sec, 31919418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 231/290 213/2000 DoubleLock-PT-p1s3-LTLCardinality-03 24456510 m, 105650 m/sec, 32623750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 236/290 218/2000 DoubleLock-PT-p1s3-LTLCardinality-03 24984301 m, 105558 m/sec, 33327471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 241/290 223/2000 DoubleLock-PT-p1s3-LTLCardinality-03 25512858 m, 105711 m/sec, 34032216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 246/290 227/2000 DoubleLock-PT-p1s3-LTLCardinality-03 26039783 m, 105385 m/sec, 34734781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 251/290 232/2000 DoubleLock-PT-p1s3-LTLCardinality-03 26567065 m, 105456 m/sec, 35437825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 256/290 236/2000 DoubleLock-PT-p1s3-LTLCardinality-03 27094238 m, 105434 m/sec, 36140721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 261/290 241/2000 DoubleLock-PT-p1s3-LTLCardinality-03 27620152 m, 105182 m/sec, 36841941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 266/290 245/2000 DoubleLock-PT-p1s3-LTLCardinality-03 28149372 m, 105844 m/sec, 37547568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 271/290 250/2000 DoubleLock-PT-p1s3-LTLCardinality-03 28676345 m, 105394 m/sec, 38250199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 276/290 255/2000 DoubleLock-PT-p1s3-LTLCardinality-03 29203506 m, 105432 m/sec, 38953080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 281/290 259/2000 DoubleLock-PT-p1s3-LTLCardinality-03 29730405 m, 105379 m/sec, 39655610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 286/290 264/2000 DoubleLock-PT-p1s3-LTLCardinality-03 30256690 m, 105257 m/sec, 40357324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 14 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 DoubleLock-PT-p1s3-LTLCardinality-13
[[35mlola[0m][I] time limit : 290 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 DoubleLock-PT-p1s3-LTLCardinality-03
[[35mlola[0m][I] time limit : 3199 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/290 5/5 DoubleLock-PT-p1s3-LTLCardinality-03 536880 m, -5943962 m/sec, 730910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 14 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-02: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DoubleLock-PT-p1s3-LTLCardinality-11
[[35mlola[0m][I] time limit : 318 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 DoubleLock-PT-p1s3-LTLCardinality-10
[[35mlola[0m][I] time limit : 354 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 DoubleLock-PT-p1s3-LTLCardinality-07
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1471
[[35mlola[0m][I] fired transitions : 1475
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 DoubleLock-PT-p1s3-LTLCardinality-06
[[35mlola[0m][I] time limit : 455 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DoubleLock-PT-p1s3-LTLCardinality-04
[[35mlola[0m][I] time limit : 531 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 DoubleLock-PT-p1s3-LTLCardinality-02
[[35mlola[0m][I] time limit : 637 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for DoubleLock-PT-p1s3-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p1s3-LTLCardinality-00
[[35mlola[0m][I] time limit : 797 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 5/797 5/2000 DoubleLock-PT-p1s3-LTLCardinality-00 531748 m, 106349 m/sec, 724069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 10/797 10/2000 DoubleLock-PT-p1s3-LTLCardinality-00 1074539 m, 108558 m/sec, 1447790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 15/797 14/2000 DoubleLock-PT-p1s3-LTLCardinality-00 1612212 m, 107534 m/sec, 2164687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 20/797 19/2000 DoubleLock-PT-p1s3-LTLCardinality-00 2148420 m, 107241 m/sec, 2879630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 25/797 24/2000 DoubleLock-PT-p1s3-LTLCardinality-00 2682618 m, 106839 m/sec, 3591893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 30/797 28/2000 DoubleLock-PT-p1s3-LTLCardinality-00 3218504 m, 107177 m/sec, 4306411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 35/797 33/2000 DoubleLock-PT-p1s3-LTLCardinality-00 3753847 m, 107068 m/sec, 5020199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 40/797 38/2000 DoubleLock-PT-p1s3-LTLCardinality-00 4287290 m, 106688 m/sec, 5731457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 45/797 42/2000 DoubleLock-PT-p1s3-LTLCardinality-00 4821110 m, 106764 m/sec, 6443216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 50/797 47/2000 DoubleLock-PT-p1s3-LTLCardinality-00 5354117 m, 106601 m/sec, 7153893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 55/797 52/2000 DoubleLock-PT-p1s3-LTLCardinality-00 5886513 m, 106479 m/sec, 7863757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 60/797 56/2000 DoubleLock-PT-p1s3-LTLCardinality-00 6419046 m, 106506 m/sec, 8573797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 65/797 61/2000 DoubleLock-PT-p1s3-LTLCardinality-00 6952696 m, 106730 m/sec, 9285331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 70/797 66/2000 DoubleLock-PT-p1s3-LTLCardinality-00 7487221 m, 106905 m/sec, 9998033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 75/797 70/2000 DoubleLock-PT-p1s3-LTLCardinality-00 8021210 m, 106797 m/sec, 10710018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 80/797 75/2000 DoubleLock-PT-p1s3-LTLCardinality-00 8554373 m, 106632 m/sec, 11420903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 85/797 79/2000 DoubleLock-PT-p1s3-LTLCardinality-00 9088252 m, 106775 m/sec, 12132739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 90/797 84/2000 DoubleLock-PT-p1s3-LTLCardinality-00 9621365 m, 106622 m/sec, 12843559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 95/797 89/2000 DoubleLock-PT-p1s3-LTLCardinality-00 10154578 m, 106642 m/sec, 13554509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 100/797 93/2000 DoubleLock-PT-p1s3-LTLCardinality-00 10687666 m, 106617 m/sec, 14265292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 105/797 98/2000 DoubleLock-PT-p1s3-LTLCardinality-00 11220034 m, 106473 m/sec, 14975117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 110/797 103/2000 DoubleLock-PT-p1s3-LTLCardinality-00 11755576 m, 107108 m/sec, 15689173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 115/797 107/2000 DoubleLock-PT-p1s3-LTLCardinality-00 12289183 m, 106721 m/sec, 16400651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 120/797 112/2000 DoubleLock-PT-p1s3-LTLCardinality-00 12822418 m, 106647 m/sec, 17111630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 125/797 116/2000 DoubleLock-PT-p1s3-LTLCardinality-00 13355579 m, 106632 m/sec, 17822510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 130/797 121/2000 DoubleLock-PT-p1s3-LTLCardinality-00 13887850 m, 106454 m/sec, 18532205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 135/797 126/2000 DoubleLock-PT-p1s3-LTLCardinality-00 14421122 m, 106654 m/sec, 19243235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 140/797 130/2000 DoubleLock-PT-p1s3-LTLCardinality-00 14953950 m, 106565 m/sec, 19953669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 145/797 135/2000 DoubleLock-PT-p1s3-LTLCardinality-00 15486880 m, 106586 m/sec, 20664245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 150/797 140/2000 DoubleLock-PT-p1s3-LTLCardinality-00 16018435 m, 106311 m/sec, 21372983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 155/797 144/2000 DoubleLock-PT-p1s3-LTLCardinality-00 16549215 m, 106156 m/sec, 22080691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 160/797 149/2000 DoubleLock-PT-p1s3-LTLCardinality-00 17082026 m, 106562 m/sec, 22791105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 165/797 153/2000 DoubleLock-PT-p1s3-LTLCardinality-00 17614346 m, 106464 m/sec, 23500866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 170/797 158/2000 DoubleLock-PT-p1s3-LTLCardinality-00 18144934 m, 106117 m/sec, 24208316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 175/797 163/2000 DoubleLock-PT-p1s3-LTLCardinality-00 18676583 m, 106329 m/sec, 24917183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 180/797 167/2000 DoubleLock-PT-p1s3-LTLCardinality-00 19208268 m, 106337 m/sec, 25626096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 185/797 172/2000 DoubleLock-PT-p1s3-LTLCardinality-00 19739683 m, 106283 m/sec, 26334649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 190/797 177/2000 DoubleLock-PT-p1s3-LTLCardinality-00 20271026 m, 106268 m/sec, 27043106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 195/797 181/2000 DoubleLock-PT-p1s3-LTLCardinality-00 20802140 m, 106222 m/sec, 27751257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 200/797 186/2000 DoubleLock-PT-p1s3-LTLCardinality-00 21333516 m, 106275 m/sec, 28459757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 205/797 190/2000 DoubleLock-PT-p1s3-LTLCardinality-00 21863774 m, 106051 m/sec, 29166770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 210/797 195/2000 DoubleLock-PT-p1s3-LTLCardinality-00 22395114 m, 106268 m/sec, 29875223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 215/797 200/2000 DoubleLock-PT-p1s3-LTLCardinality-00 22929179 m, 106813 m/sec, 30587308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 220/797 204/2000 DoubleLock-PT-p1s3-LTLCardinality-00 23461201 m, 106404 m/sec, 31296672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 225/797 209/2000 DoubleLock-PT-p1s3-LTLCardinality-00 23992727 m, 106305 m/sec, 32005373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 230/797 213/2000 DoubleLock-PT-p1s3-LTLCardinality-00 24520788 m, 105612 m/sec, 32709455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 235/797 218/2000 DoubleLock-PT-p1s3-LTLCardinality-00 25049537 m, 105749 m/sec, 33414453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 240/797 223/2000 DoubleLock-PT-p1s3-LTLCardinality-00 25579880 m, 106068 m/sec, 34121578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 245/797 227/2000 DoubleLock-PT-p1s3-LTLCardinality-00 26109928 m, 106009 m/sec, 34828308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 250/797 232/2000 DoubleLock-PT-p1s3-LTLCardinality-00 26640275 m, 106069 m/sec, 35535438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 255/797 236/2000 DoubleLock-PT-p1s3-LTLCardinality-00 27171071 m, 106159 m/sec, 36243165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 260/797 241/2000 DoubleLock-PT-p1s3-LTLCardinality-00 27701176 m, 106021 m/sec, 36949972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 265/797 246/2000 DoubleLock-PT-p1s3-LTLCardinality-00 28233598 m, 106484 m/sec, 37659868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 270/797 250/2000 DoubleLock-PT-p1s3-LTLCardinality-00 28765382 m, 106356 m/sec, 38368914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 275/797 255/2000 DoubleLock-PT-p1s3-LTLCardinality-00 29296342 m, 106192 m/sec, 39076859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 280/797 259/2000 DoubleLock-PT-p1s3-LTLCardinality-00 29826593 m, 106050 m/sec, 39783863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 285/797 264/2000 DoubleLock-PT-p1s3-LTLCardinality-00 30357032 m, 106087 m/sec, 40491113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 290/797 269/2000 DoubleLock-PT-p1s3-LTLCardinality-00 30887757 m, 106145 m/sec, 41198747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 295/797 273/2000 DoubleLock-PT-p1s3-LTLCardinality-00 31415835 m, 105615 m/sec, 41902853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 300/797 278/2000 DoubleLock-PT-p1s3-LTLCardinality-00 31943060 m, 105445 m/sec, 42605817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 305/797 282/2000 DoubleLock-PT-p1s3-LTLCardinality-00 32470702 m, 105528 m/sec, 43309339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 310/797 287/2000 DoubleLock-PT-p1s3-LTLCardinality-00 32997392 m, 105338 m/sec, 44011594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 315/797 292/2000 DoubleLock-PT-p1s3-LTLCardinality-00 33525262 m, 105574 m/sec, 44715421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 320/797 296/2000 DoubleLock-PT-p1s3-LTLCardinality-00 34055195 m, 105986 m/sec, 45421998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 325/797 301/2000 DoubleLock-PT-p1s3-LTLCardinality-00 34584422 m, 105845 m/sec, 46127635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 330/797 305/2000 DoubleLock-PT-p1s3-LTLCardinality-00 35113650 m, 105845 m/sec, 46833270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 335/797 310/2000 DoubleLock-PT-p1s3-LTLCardinality-00 35641911 m, 105652 m/sec, 47537618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 340/797 315/2000 DoubleLock-PT-p1s3-LTLCardinality-00 36170298 m, 105677 m/sec, 48242137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 345/797 319/2000 DoubleLock-PT-p1s3-LTLCardinality-00 36698296 m, 105599 m/sec, 48946133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 350/797 324/2000 DoubleLock-PT-p1s3-LTLCardinality-00 37226061 m, 105553 m/sec, 49649818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 355/797 328/2000 DoubleLock-PT-p1s3-LTLCardinality-00 37753904 m, 105568 m/sec, 50353611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 360/797 333/2000 DoubleLock-PT-p1s3-LTLCardinality-00 38280715 m, 105362 m/sec, 51056027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 365/797 337/2000 DoubleLock-PT-p1s3-LTLCardinality-00 38808127 m, 105482 m/sec, 51759240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 370/797 342/2000 DoubleLock-PT-p1s3-LTLCardinality-00 39337557 m, 105886 m/sec, 52465147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 375/797 347/2000 DoubleLock-PT-p1s3-LTLCardinality-00 39866172 m, 105723 m/sec, 53169967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 380/797 351/2000 DoubleLock-PT-p1s3-LTLCardinality-00 40393991 m, 105563 m/sec, 53873726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 385/797 356/2000 DoubleLock-PT-p1s3-LTLCardinality-00 40919915 m, 105184 m/sec, 54574958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 390/797 360/2000 DoubleLock-PT-p1s3-LTLCardinality-00 41444735 m, 104964 m/sec, 55274717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 395/797 365/2000 DoubleLock-PT-p1s3-LTLCardinality-00 41971880 m, 105429 m/sec, 55977577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 400/797 370/2000 DoubleLock-PT-p1s3-LTLCardinality-00 42497354 m, 105094 m/sec, 56678209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 405/797 374/2000 DoubleLock-PT-p1s3-LTLCardinality-00 43021905 m, 104910 m/sec, 57377611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 410/797 379/2000 DoubleLock-PT-p1s3-LTLCardinality-00 43547057 m, 105030 m/sec, 58077815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 415/797 383/2000 DoubleLock-PT-p1s3-LTLCardinality-00 44071948 m, 104978 m/sec, 58777670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 420/797 388/2000 DoubleLock-PT-p1s3-LTLCardinality-00 44599186 m, 105447 m/sec, 59480651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 425/797 392/2000 DoubleLock-PT-p1s3-LTLCardinality-00 45128593 m, 105881 m/sec, 60186527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 430/797 397/2000 DoubleLock-PT-p1s3-LTLCardinality-00 45655773 m, 105436 m/sec, 60889436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 435/797 402/2000 DoubleLock-PT-p1s3-LTLCardinality-00 46183909 m, 105627 m/sec, 61593614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 440/797 406/2000 DoubleLock-PT-p1s3-LTLCardinality-00 46710944 m, 105407 m/sec, 62296328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 445/797 411/2000 DoubleLock-PT-p1s3-LTLCardinality-00 47238307 m, 105472 m/sec, 62999481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 450/797 415/2000 DoubleLock-PT-p1s3-LTLCardinality-00 47765936 m, 105525 m/sec, 63702986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 455/797 420/2000 DoubleLock-PT-p1s3-LTLCardinality-00 48293212 m, 105455 m/sec, 64406020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 460/797 424/2000 DoubleLock-PT-p1s3-LTLCardinality-00 48820818 m, 105521 m/sec, 65109493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 465/797 429/2000 DoubleLock-PT-p1s3-LTLCardinality-00 49346646 m, 105165 m/sec, 65810600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 470/797 434/2000 DoubleLock-PT-p1s3-LTLCardinality-00 49872586 m, 105188 m/sec, 66511853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 475/797 438/2000 DoubleLock-PT-p1s3-LTLCardinality-00 50399769 m, 105436 m/sec, 67214763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 480/797 443/2000 DoubleLock-PT-p1s3-LTLCardinality-00 50925489 m, 105144 m/sec, 67915724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 485/797 447/2000 DoubleLock-PT-p1s3-LTLCardinality-00 51451316 m, 105165 m/sec, 68616825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 490/797 452/2000 DoubleLock-PT-p1s3-LTLCardinality-00 51977350 m, 105206 m/sec, 69318205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 495/797 456/2000 DoubleLock-PT-p1s3-LTLCardinality-00 52502492 m, 105028 m/sec, 70018392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 500/797 461/2000 DoubleLock-PT-p1s3-LTLCardinality-00 53028704 m, 105242 m/sec, 70720010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 505/797 466/2000 DoubleLock-PT-p1s3-LTLCardinality-00 53554896 m, 105238 m/sec, 71421600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 510/797 470/2000 DoubleLock-PT-p1s3-LTLCardinality-00 54080236 m, 105068 m/sec, 72122053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 515/797 475/2000 DoubleLock-PT-p1s3-LTLCardinality-00 54605752 m, 105103 m/sec, 72822739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 520/797 479/2000 DoubleLock-PT-p1s3-LTLCardinality-00 55125126 m, 103874 m/sec, 73515239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 526/797 480/2000 DoubleLock-PT-p1s3-LTLCardinality-00 55277651 m, 30505 m/sec, 73718607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 532/797 480/2000 DoubleLock-PT-p1s3-LTLCardinality-00 55278603 m, 190 m/sec, 73719876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 558/797 481/2000 DoubleLock-PT-p1s3-LTLCardinality-00 55287905 m, 1860 m/sec, 73732278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 585/797 481/2000 DoubleLock-PT-p1s3-LTLCardinality-00 55291240 m, 667 m/sec, 73736726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 601/797 481/2000 DoubleLock-PT-p1s3-LTLCardinality-00 55291749 m, 101 m/sec, 73737403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 627/797 481/2000 DoubleLock-PT-p1s3-LTLCardinality-00 55303075 m, 2265 m/sec, 73752502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-06: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-10: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-00: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-08: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 LTL EXCL 655/797 481/2000 DoubleLock-PT-p1s3-LTLCardinality-00 55303369 m, 58 m/sec, 73752896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p1s3"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p1s3, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134600603"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p1s3.tgz
mv DoubleLock-PT-p1s3 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;