About the Execution of LoLA for DoubleLock-PT-p1s3
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16208.703 | 1849234.00 | 3440904.00 | 5998.60 | FFT???T??FFFFF?T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134600602.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleLock-PT-p1s3, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134600602
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.8M
-rw-r--r-- 1 mcc users 8.2K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.0K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 19K May 19 15:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 13:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Apr 12 13:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 10K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.4M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-00
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-01
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-02
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-03
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-04
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-05
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-06
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-07
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-08
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-09
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-10
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2024-11
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2023-12
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2023-13
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2023-14
FORMULA_NAME DoubleLock-PT-p1s3-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717057976159
FORMULA DoubleLock-PT-p1s3-CTLFireability-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2023-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2023-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2023-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s3-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717059825393
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 256 transitions removed,132 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-11: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-12: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-13: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DoubleLock-PT-p1s3-CTLFireability-2024-00
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 DoubleLock-PT-p1s3-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 178 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 57 DoubleLock-PT-p1s3-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 35 DoubleLock-PT-p1s3-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 35 DoubleLock-PT-p1s3-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 73 (type EQUN) for 9 DoubleLock-PT-p1s3-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 284
[[35mlola[0m][I] fired transitions : 316
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 DoubleLock-PT-p1s3-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 223 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2023-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 284
[[35mlola[0m][I] fired transitions : 428
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 DoubleLock-PT-p1s3-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 49 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 38 DoubleLock-PT-p1s3-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 222
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 DoubleLock-PT-p1s3-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 110
[[35mlola[0m][I] fired transitions : 111
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DoubleLock-PT-p1s3-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 111
[[35mlola[0m][I] fired transitions : 224
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 35 DoubleLock-PT-p1s3-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 68 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 9 DoubleLock-PT-p1s3-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 327
[[35mlola[0m][I] fired transitions : 329
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-2024-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 9 DoubleLock-PT-p1s3-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-01: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 1 0 3 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 0/396 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 696 m, 139 m/sec, 733 t fired, .
[[35mlola[0m][.] 73 EF STEQ 1/3573 0/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.] 75 EF STEQ 0/3572 0/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 73 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 80 (type FNDP) for 3 DoubleLock-PT-p1s3-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type EQUN) for 3 DoubleLock-PT-p1s3-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type FNDP) for DoubleLock-PT-p1s3-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 20
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 81 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-2024-01 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 2 0 4 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 5/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 13815 m, 2623 m/sec, 15558 t fired, .
[[35mlola[0m][.] 75 EF STEQ 5/3572 0/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-2024-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 10/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 29191 m, 3075 m/sec, 33330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-2024-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 15/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 45650 m, 3291 m/sec, 49789 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 20/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 62129 m, 3295 m/sec, 66268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 25/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 78607 m, 3295 m/sec, 82746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 30/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 95089 m, 3296 m/sec, 99228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 35/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 111570 m, 3296 m/sec, 115709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 40/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 128036 m, 3293 m/sec, 132175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 45/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 144517 m, 3296 m/sec, 148656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 50/446 1/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 160996 m, 3295 m/sec, 165135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 55/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 177464 m, 3293 m/sec, 181603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 60/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 193943 m, 3295 m/sec, 198082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 65/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 210426 m, 3296 m/sec, 214565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 70/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 226924 m, 3299 m/sec, 231063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 75/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 243389 m, 3293 m/sec, 247528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 80/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 259857 m, 3293 m/sec, 263996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 85/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 276326 m, 3293 m/sec, 280465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 90/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 292796 m, 3294 m/sec, 296935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 95/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 309256 m, 3292 m/sec, 313395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 100/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 325734 m, 3295 m/sec, 329873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 81 (type EQUN) for DoubleLock-PT-p1s3-CTLFireability-2024-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 105/446 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 342214 m, 3296 m/sec, 346353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 110/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 358705 m, 3298 m/sec, 362844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 115/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 375196 m, 3298 m/sec, 379335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 120/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 391686 m, 3298 m/sec, 395825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 125/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 408197 m, 3302 m/sec, 412336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 130/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 424708 m, 3302 m/sec, 428847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 135/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 441217 m, 3301 m/sec, 445356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 140/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 457728 m, 3302 m/sec, 461867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 145/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 474244 m, 3303 m/sec, 478383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 150/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 490763 m, 3303 m/sec, 494902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 155/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 507271 m, 3301 m/sec, 511410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 160/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 523780 m, 3301 m/sec, 527919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 165/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 540259 m, 3295 m/sec, 544399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 170/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 556753 m, 3298 m/sec, 560892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 175/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 573257 m, 3300 m/sec, 577396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 180/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 589760 m, 3300 m/sec, 593899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 185/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 606252 m, 3298 m/sec, 610391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 190/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 622740 m, 3297 m/sec, 626879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 195/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 639234 m, 3298 m/sec, 643373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 200/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 655720 m, 3297 m/sec, 659859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 205/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 672211 m, 3298 m/sec, 676350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 210/446 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 688702 m, 3298 m/sec, 692841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 215/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 705183 m, 3296 m/sec, 709322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 220/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 721664 m, 3296 m/sec, 725803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 225/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 738112 m, 3289 m/sec, 742251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 230/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 754555 m, 3288 m/sec, 758694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 235/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 771007 m, 3290 m/sec, 775146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 240/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 787458 m, 3290 m/sec, 791597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 245/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 803907 m, 3289 m/sec, 808046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 250/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 820338 m, 3286 m/sec, 824477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 255/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 836765 m, 3285 m/sec, 840905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 260/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 853177 m, 3282 m/sec, 857316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 265/446 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 869591 m, 3282 m/sec, 873730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 270/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 886020 m, 3285 m/sec, 890159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 275/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 902442 m, 3284 m/sec, 906581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 280/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 918870 m, 3285 m/sec, 923009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 285/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 935307 m, 3287 m/sec, 939446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 290/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 951736 m, 3285 m/sec, 955875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 295/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 968172 m, 3287 m/sec, 972312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 300/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 984604 m, 3286 m/sec, 988743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 305/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1001040 m, 3287 m/sec, 1005179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 310/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1017463 m, 3284 m/sec, 1021602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 315/446 6/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1033867 m, 3280 m/sec, 1038006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 320/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1050273 m, 3281 m/sec, 1054412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 325/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1066483 m, 3242 m/sec, 1070622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 330/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1082702 m, 3243 m/sec, 1086841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 335/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1099170 m, 3293 m/sec, 1103309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 340/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1115633 m, 3292 m/sec, 1119772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 345/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1132096 m, 3292 m/sec, 1136235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 350/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1148190 m, 3218 m/sec, 1152329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 355/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1164195 m, 3201 m/sec, 1168334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 360/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1180233 m, 3207 m/sec, 1184372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 365/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1196617 m, 3276 m/sec, 1200756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 370/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1212959 m, 3268 m/sec, 1217098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 375/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1229052 m, 3218 m/sec, 1233191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 380/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1245541 m, 3297 m/sec, 1249681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 385/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1262042 m, 3300 m/sec, 1266181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 390/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1278551 m, 3301 m/sec, 1282690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 395/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1295054 m, 3300 m/sec, 1299193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 400/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1311568 m, 3302 m/sec, 1315707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 405/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1328080 m, 3302 m/sec, 1332219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 410/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1344586 m, 3301 m/sec, 1348725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 415/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1361097 m, 3302 m/sec, 1365236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 420/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1377618 m, 3304 m/sec, 1381757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 425/446 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1394126 m, 3301 m/sec, 1398265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 430/446 9/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1410365 m, 3247 m/sec, 1414504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 435/446 9/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1426781 m, 3283 m/sec, 1430920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 440/446 9/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1442806 m, 3205 m/sec, 1446945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 EFEG EXCL 445/446 9/2000 DoubleLock-PT-p1s3-CTLFireability-2024-03 1458843 m, 3207 m/sec, 1462982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 64 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 1 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 DoubleLock-PT-p1s3-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 446 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 9 DoubleLock-PT-p1s3-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 3122 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 5/446 3/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 463554 m, 92710 m/sec, 522774 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 5/3122 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 13247 m, -289119 m/sec, 14900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 10/446 7/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 972018 m, 101692 m/sec, 1031238 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 10/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 28186 m, 2987 m/sec, 32325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 15/446 10/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 1478490 m, 101294 m/sec, 1537710 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 15/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 44122 m, 3187 m/sec, 48261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 20/446 13/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 1984822 m, 101266 m/sec, 2044043 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 20/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 60061 m, 3187 m/sec, 64200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 25/446 16/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 2490495 m, 101134 m/sec, 2549715 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 25/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 76020 m, 3191 m/sec, 80159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 30/446 20/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 2993575 m, 100616 m/sec, 3052795 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 30/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 91734 m, 3142 m/sec, 95873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 35/446 23/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 3515048 m, 104294 m/sec, 3574268 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 35/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 108229 m, 3299 m/sec, 112368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 40/446 26/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 4036293 m, 104249 m/sec, 4095513 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 40/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 124746 m, 3303 m/sec, 128885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 45/446 30/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 4554437 m, 103628 m/sec, 4613657 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 45/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 141097 m, 3270 m/sec, 145236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 50/446 33/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 5065841 m, 102280 m/sec, 5125062 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 50/390 1/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 157270 m, 3234 m/sec, 161409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 55/446 36/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 5574725 m, 101776 m/sec, 5633945 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 55/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 173220 m, 3190 m/sec, 177359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 60/446 39/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 6085154 m, 102085 m/sec, 6144374 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 60/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 189177 m, 3191 m/sec, 193316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 65/446 43/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 6597266 m, 102422 m/sec, 6656487 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 65/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 205182 m, 3201 m/sec, 209321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 70/446 46/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 7109665 m, 102479 m/sec, 7168886 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 70/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 221258 m, 3215 m/sec, 225397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 75/446 49/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 7622469 m, 102560 m/sec, 7681689 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 75/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 237354 m, 3219 m/sec, 241493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 80/446 52/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 8133091 m, 102124 m/sec, 8192311 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 80/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 253416 m, 3212 m/sec, 257555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 85/446 56/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 8645559 m, 102493 m/sec, 8704779 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 85/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 269552 m, 3227 m/sec, 273691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 90/446 59/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 9159248 m, 102737 m/sec, 9218468 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 90/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 285777 m, 3245 m/sec, 289916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 95/446 62/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 9670101 m, 102170 m/sec, 9729321 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 95/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 301912 m, 3227 m/sec, 306051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 100/446 65/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 10182821 m, 102544 m/sec, 10242042 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 100/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 318141 m, 3245 m/sec, 322280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 105/446 69/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 10695111 m, 102458 m/sec, 10754331 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 105/390 2/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 334366 m, 3245 m/sec, 338505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 110/446 72/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 11204710 m, 101919 m/sec, 11263931 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 110/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 350286 m, 3184 m/sec, 354425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 115/446 75/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 11723803 m, 103818 m/sec, 11783024 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 115/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 366574 m, 3257 m/sec, 370713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 120/446 79/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 12242269 m, 103693 m/sec, 12301489 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 120/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 382868 m, 3258 m/sec, 387007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 125/446 82/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 12759986 m, 103543 m/sec, 12819206 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 125/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 399181 m, 3262 m/sec, 403320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 130/446 85/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 13277444 m, 103491 m/sec, 13336664 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 130/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 415469 m, 3257 m/sec, 419608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 135/446 88/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 13794517 m, 103414 m/sec, 13853738 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 135/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 431784 m, 3263 m/sec, 435923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 140/446 92/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 14312340 m, 103564 m/sec, 14371560 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 140/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 448052 m, 3253 m/sec, 452191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 145/446 95/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 14829480 m, 103428 m/sec, 14888701 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 145/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 464244 m, 3238 m/sec, 468383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 150/446 98/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 15345603 m, 103224 m/sec, 15404823 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 150/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 480429 m, 3237 m/sec, 484568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 155/446 102/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 15862612 m, 103401 m/sec, 15921832 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 155/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 496687 m, 3251 m/sec, 500826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 160/446 105/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 16378036 m, 103084 m/sec, 16437257 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 160/390 3/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 512993 m, 3261 m/sec, 517132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 165/446 108/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 16894730 m, 103338 m/sec, 16953951 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 165/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 529265 m, 3254 m/sec, 533404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 170/446 112/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 17412597 m, 103573 m/sec, 17471818 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 170/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 545618 m, 3270 m/sec, 549757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 175/446 115/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 17929716 m, 103423 m/sec, 17988936 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 175/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 561994 m, 3275 m/sec, 566133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 180/446 118/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 18446271 m, 103311 m/sec, 18505492 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 180/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 578387 m, 3278 m/sec, 582526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 185/446 121/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 18962630 m, 103271 m/sec, 19021850 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 185/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 594769 m, 3276 m/sec, 598908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 190/446 125/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 19478024 m, 103078 m/sec, 19537244 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 190/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 611210 m, 3288 m/sec, 615349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 195/446 128/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 19995377 m, 103470 m/sec, 20054598 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 195/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 627653 m, 3288 m/sec, 631792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 200/446 131/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 20512694 m, 103463 m/sec, 20571914 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 200/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 644114 m, 3292 m/sec, 648253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 205/446 135/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 21029022 m, 103265 m/sec, 21088242 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 205/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 660558 m, 3288 m/sec, 664697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 210/446 138/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 21544506 m, 103096 m/sec, 21603726 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 210/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 677000 m, 3288 m/sec, 681139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 215/446 141/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 22060178 m, 103134 m/sec, 22119398 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 215/390 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 693429 m, 3285 m/sec, 697568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 220/446 144/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 22578166 m, 103597 m/sec, 22637387 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 220/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 709870 m, 3288 m/sec, 714009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 225/446 148/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 23096544 m, 103675 m/sec, 23155764 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 225/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 726312 m, 3288 m/sec, 730451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 230/446 151/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 23614848 m, 103660 m/sec, 23674068 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 230/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 742796 m, 3296 m/sec, 746935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 235/446 154/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 24133964 m, 103823 m/sec, 24193185 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 235/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 759295 m, 3299 m/sec, 763434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 240/446 158/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 24651269 m, 103461 m/sec, 24710489 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 240/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 775746 m, 3290 m/sec, 779885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 245/446 161/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 25168472 m, 103440 m/sec, 25227692 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 245/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 792211 m, 3293 m/sec, 796350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 250/446 164/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 25686407 m, 103587 m/sec, 25745627 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 250/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 808684 m, 3294 m/sec, 812823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 255/446 168/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 26203313 m, 103381 m/sec, 26262534 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 255/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 825144 m, 3292 m/sec, 829283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 260/446 171/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 26721135 m, 103564 m/sec, 26780356 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 260/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 841603 m, 3291 m/sec, 845742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 265/446 174/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 27238627 m, 103498 m/sec, 27297847 t fired, .
[[35mlola[0m][.] 64 EFEG EXCL 265/390 5/5 DoubleLock-PT-p1s3-CTLFireability-2024-03 858040 m, 3287 m/sec, 862179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 64 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 270/446 177/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 27755167 m, 103308 m/sec, 27814388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 275/446 181/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 28274379 m, 103842 m/sec, 28333600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 280/446 184/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 28792077 m, 103539 m/sec, 28851298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 285/446 187/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 29308895 m, 103363 m/sec, 29368115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 290/446 191/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 29825646 m, 103350 m/sec, 29884866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 295/446 194/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 30341738 m, 103218 m/sec, 30400958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 300/446 197/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 30858538 m, 103360 m/sec, 30917758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 305/446 201/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 31373598 m, 103012 m/sec, 31432819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 310/446 204/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 31888728 m, 103026 m/sec, 31947949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 315/446 207/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 32403845 m, 103023 m/sec, 32463065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 320/446 210/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 32919546 m, 103140 m/sec, 32978766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 325/446 214/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 33435452 m, 103181 m/sec, 33494672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 330/446 217/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 33953231 m, 103555 m/sec, 34012451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 335/446 220/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 34470980 m, 103549 m/sec, 34530200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 340/446 224/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 34988202 m, 103444 m/sec, 35047423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 345/446 227/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 35504361 m, 103231 m/sec, 35563582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 350/446 230/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 36020674 m, 103262 m/sec, 36079895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 355/446 233/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 36537885 m, 103442 m/sec, 36597106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 360/446 237/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 37054382 m, 103299 m/sec, 37113602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 365/446 240/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 37570978 m, 103319 m/sec, 37630198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 370/446 243/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 38087120 m, 103228 m/sec, 38146340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 375/446 247/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 38602030 m, 102982 m/sec, 38661251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 380/446 250/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 39118539 m, 103301 m/sec, 39177759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 385/446 253/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 39635581 m, 103408 m/sec, 39694802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 390/446 256/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 40150451 m, 102974 m/sec, 40209671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 395/446 260/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 40666903 m, 103290 m/sec, 40726123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 400/446 263/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 41182601 m, 103139 m/sec, 41241821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 405/446 266/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 41697866 m, 103053 m/sec, 41757086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 410/446 270/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 42214020 m, 103230 m/sec, 42273241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 415/446 273/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 42730178 m, 103231 m/sec, 42789398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 420/446 276/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 43245979 m, 103160 m/sec, 43305200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 425/446 280/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 43760959 m, 102996 m/sec, 43820179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 430/446 283/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 44276285 m, 103065 m/sec, 44335505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 435/446 286/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 44795363 m, 103815 m/sec, 44854583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 440/446 289/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 45313393 m, 103606 m/sec, 45372613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 445/446 293/2000 DoubleLock-PT-p1s3-CTLFireability-2023-14 45830093 m, 103340 m/sec, 45889313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 55 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2023-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 DoubleLock-PT-p1s3-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 445 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 DoubleLock-PT-p1s3-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 2672 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 5/445 4/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 488124 m, 97624 m/sec, 547349 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 5/2672 4/5 DoubleLock-PT-p1s3-CTLFireability-2023-14 474082 m, -9071202 m/sec, 533302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 55 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2023-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 10/445 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 1036252 m, 109625 m/sec, 1095476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 15/445 11/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 1583915 m, 109532 m/sec, 1643139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 20/445 14/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 2131219 m, 109460 m/sec, 2190443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 25/445 18/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 2677198 m, 109195 m/sec, 2736422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 30/445 21/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 3222291 m, 109018 m/sec, 3281516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 35/445 25/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 3767427 m, 109027 m/sec, 3826651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 40/445 28/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 4312022 m, 108919 m/sec, 4371246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 45/445 31/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 4857224 m, 109040 m/sec, 4916449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 50/445 35/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 5401454 m, 108846 m/sec, 5460679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 55/445 38/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 5945521 m, 108813 m/sec, 6004745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 60/445 42/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 6490233 m, 108942 m/sec, 6549457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 65/445 45/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 7033191 m, 108591 m/sec, 7092416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 70/445 49/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 7577186 m, 108799 m/sec, 7636411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 75/445 52/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 8120140 m, 108590 m/sec, 8179364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 80/445 56/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 8663272 m, 108626 m/sec, 8722497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 85/445 59/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 9206631 m, 108671 m/sec, 9265855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 90/445 63/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 9749067 m, 108487 m/sec, 9808292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 95/445 66/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 10292583 m, 108703 m/sec, 10351807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 100/445 70/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 10834434 m, 108370 m/sec, 10893658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 105/445 73/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 11376281 m, 108369 m/sec, 11435505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 110/445 76/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 11918995 m, 108542 m/sec, 11978220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 115/445 80/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 12462500 m, 108701 m/sec, 12521724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 120/445 83/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 13005242 m, 108548 m/sec, 13064466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 125/445 87/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 13547911 m, 108533 m/sec, 13607135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 130/445 90/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 14090390 m, 108495 m/sec, 14149614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 135/445 94/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 14633232 m, 108568 m/sec, 14692456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 140/445 97/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 15175438 m, 108441 m/sec, 15234662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 145/445 101/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 15717729 m, 108458 m/sec, 15776953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 150/445 104/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 16259220 m, 108298 m/sec, 16318444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 155/445 108/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 16800710 m, 108298 m/sec, 16859934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 160/445 111/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 17342777 m, 108413 m/sec, 17402001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 165/445 115/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 17884898 m, 108424 m/sec, 17944122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 170/445 118/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 18427151 m, 108450 m/sec, 18486376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 175/445 121/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 18969062 m, 108382 m/sec, 19028286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 180/445 125/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 19510439 m, 108275 m/sec, 19569663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 185/445 128/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 20053041 m, 108520 m/sec, 20112265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 190/445 132/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 20594861 m, 108364 m/sec, 20654086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 195/445 135/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 21136652 m, 108358 m/sec, 21195876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 200/445 139/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 21677822 m, 108234 m/sec, 21737047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 205/445 142/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 22218220 m, 108079 m/sec, 22277445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 210/445 146/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 22761243 m, 108604 m/sec, 22820467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 215/445 149/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 23303361 m, 108423 m/sec, 23362586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 220/445 153/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 23845557 m, 108439 m/sec, 23904782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 225/445 156/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 24387524 m, 108393 m/sec, 24446749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 230/445 159/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 24928702 m, 108235 m/sec, 24987926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 235/445 163/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 25471808 m, 108621 m/sec, 25531033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 240/445 166/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 26014239 m, 108486 m/sec, 26073463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 245/445 170/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 26556084 m, 108369 m/sec, 26615309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 250/445 173/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 27097868 m, 108356 m/sec, 27157092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 255/445 177/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 27638853 m, 108197 m/sec, 27698077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 260/445 180/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 28181338 m, 108497 m/sec, 28240562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 265/445 184/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 28723249 m, 108382 m/sec, 28782474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 270/445 187/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 29264692 m, 108288 m/sec, 29323916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 275/445 191/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 29805922 m, 108246 m/sec, 29865147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 280/445 194/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 30346547 m, 108125 m/sec, 30405771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 285/445 197/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 30887269 m, 108144 m/sec, 30946493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 290/445 201/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 31427913 m, 108128 m/sec, 31487137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 295/445 204/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 31968196 m, 108056 m/sec, 32027420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 300/445 208/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 32507862 m, 107933 m/sec, 32567086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 305/445 211/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 33046973 m, 107822 m/sec, 33106197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 310/445 215/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 33587959 m, 108197 m/sec, 33647183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 315/445 218/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 34128428 m, 108093 m/sec, 34187653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 320/445 222/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 34669313 m, 108177 m/sec, 34728537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 325/445 225/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 35208667 m, 107870 m/sec, 35267892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 330/445 228/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 35748095 m, 107885 m/sec, 35807320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 335/445 232/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 36288152 m, 108011 m/sec, 36347376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 340/445 235/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 36826799 m, 107729 m/sec, 36886024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 345/445 239/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 37365834 m, 107807 m/sec, 37425058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 350/445 242/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 37905396 m, 107912 m/sec, 37964621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 355/445 246/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 38443752 m, 107671 m/sec, 38502976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 360/445 249/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 38983284 m, 107906 m/sec, 39042509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 365/445 252/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 39522878 m, 107918 m/sec, 39582103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 370/445 256/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 40061741 m, 107772 m/sec, 40120965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 375/445 259/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 40602042 m, 108060 m/sec, 40661267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 380/445 263/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 41141811 m, 107953 m/sec, 41201036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 385/445 266/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 41681373 m, 107912 m/sec, 41740598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 390/445 270/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 42220989 m, 107923 m/sec, 42280213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 395/445 273/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 42758359 m, 107474 m/sec, 42817583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 400/445 277/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 43297167 m, 107761 m/sec, 43356391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 405/445 280/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 43835048 m, 107576 m/sec, 43894272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 410/445 283/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 44374289 m, 107848 m/sec, 44433513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 415/445 287/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 44915661 m, 108274 m/sec, 44974885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 420/445 290/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 45455383 m, 107944 m/sec, 45514608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 425/445 294/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 45994520 m, 107827 m/sec, 46053744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 430/445 297/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 46532779 m, 107651 m/sec, 46592004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 435/445 301/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 47069627 m, 107369 m/sec, 47128851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 440/445 304/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 47608811 m, 107836 m/sec, 47668035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 CTL EXCL 445/445 307/2000 DoubleLock-PT-p1s3-CTLFireability-2024-08 48140137 m, 106265 m/sec, 48199361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 DoubleLock-PT-p1s3-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 444 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 DoubleLock-PT-p1s3-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2222 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 5/444 2/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 215822 m, 43164 m/sec, 490865 t fired, .
[[35mlola[0m][.] 33 CTL EXCL 5/2222 4/5 DoubleLock-PT-p1s3-CTLFireability-2024-08 473215 m, -9533384 m/sec, 532440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 33 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 10/444 3/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 466785 m, 50192 m/sec, 992792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 15/444 5/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 717073 m, 50057 m/sec, 1493366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 20/444 7/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 966912 m, 49967 m/sec, 1993045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 25/444 8/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 1215789 m, 49775 m/sec, 2490799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 30/444 10/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 1464276 m, 49697 m/sec, 2987773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 35/444 11/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 1712696 m, 49684 m/sec, 3484613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 40/444 13/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 1960836 m, 49628 m/sec, 3980892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 45/444 15/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 2208615 m, 49555 m/sec, 4476452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 50/444 16/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 2456150 m, 49507 m/sec, 4971522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 55/444 18/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 2704108 m, 49591 m/sec, 5467438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 60/444 19/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 2951534 m, 49485 m/sec, 5962289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 65/444 21/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 3199254 m, 49544 m/sec, 6457730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 70/444 22/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 3446835 m, 49516 m/sec, 6952891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 75/444 24/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 3693580 m, 49349 m/sec, 7446381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 80/444 26/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 3940497 m, 49383 m/sec, 7940214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 85/444 27/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 4187533 m, 49407 m/sec, 8434286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 90/444 29/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 4434377 m, 49368 m/sec, 8927975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 95/444 30/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 4681559 m, 49436 m/sec, 9422339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 100/444 32/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 4928404 m, 49369 m/sec, 9916029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 105/444 33/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 5172920 m, 48903 m/sec, 10405061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 110/444 35/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 5413424 m, 48100 m/sec, 10886069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 115/444 37/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 5649020 m, 47119 m/sec, 11357261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 120/444 38/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 5887583 m, 47712 m/sec, 11834388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 125/444 40/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 6126366 m, 47756 m/sec, 12311953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 130/444 41/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 6362751 m, 47277 m/sec, 12784723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 135/444 43/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 6607930 m, 49035 m/sec, 13275081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 140/444 44/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 6854979 m, 49409 m/sec, 13769179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 145/444 46/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 7098666 m, 48737 m/sec, 14256554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 150/444 47/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 7339196 m, 48106 m/sec, 14737614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 155/444 49/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 7581774 m, 48515 m/sec, 15222770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 160/444 50/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 7829177 m, 49480 m/sec, 15717575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 165/444 52/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 8074150 m, 48994 m/sec, 16207521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 170/444 54/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 8317208 m, 48611 m/sec, 16693637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 175/444 55/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 8562053 m, 48969 m/sec, 17183327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 180/444 57/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 8807676 m, 49124 m/sec, 17674574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 185/444 58/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 9050556 m, 48576 m/sec, 18160334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 190/444 60/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 9288481 m, 47585 m/sec, 18636182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 195/444 61/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 9526365 m, 47576 m/sec, 19111952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 200/444 63/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 9763062 m, 47339 m/sec, 19585346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 205/444 64/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 9999497 m, 47287 m/sec, 20058216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 210/444 66/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 10239079 m, 47916 m/sec, 20537379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 215/444 67/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 10483074 m, 48799 m/sec, 21025370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 220/444 69/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 10727435 m, 48872 m/sec, 21514091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 225/444 70/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 10971634 m, 48839 m/sec, 22002490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 230/444 72/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 11215538 m, 48780 m/sec, 22490297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 235/444 74/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 11460516 m, 48995 m/sec, 22980253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 240/444 75/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 11705259 m, 48948 m/sec, 23469739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 245/444 77/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 11949920 m, 48932 m/sec, 23959061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 250/444 78/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 12194617 m, 48939 m/sec, 24448455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 255/444 80/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 12438947 m, 48866 m/sec, 24937116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 260/444 81/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 12683494 m, 48909 m/sec, 25426209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 265/444 83/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 12927879 m, 48877 m/sec, 25914979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 270/444 84/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 13170779 m, 48580 m/sec, 26400779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 275/444 86/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 13413479 m, 48540 m/sec, 26886180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 280/444 88/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 13652802 m, 47864 m/sec, 27364825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 285/444 89/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 13892756 m, 47990 m/sec, 27844733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 290/444 91/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 14132839 m, 48016 m/sec, 28324899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 295/444 92/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 14372975 m, 48027 m/sec, 28805172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 300/444 94/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 14612396 m, 47884 m/sec, 29284014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 305/444 95/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 14853492 m, 48219 m/sec, 29766205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 310/444 97/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 15093300 m, 47961 m/sec, 30245822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 315/444 98/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 15332754 m, 47890 m/sec, 30724729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 320/444 100/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 15572724 m, 47994 m/sec, 31204669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 325/444 101/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 15811463 m, 47747 m/sec, 31682147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 330/444 103/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 16050509 m, 47809 m/sec, 32160239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 335/444 104/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 16289694 m, 47837 m/sec, 32638609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 340/444 106/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 16529199 m, 47901 m/sec, 33117620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 345/444 107/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 16768794 m, 47919 m/sec, 33596810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 350/444 109/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 17009392 m, 48119 m/sec, 34078005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 356/444 110/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 17139944 m, 26110 m/sec, 34339109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 361/444 111/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 17381770 m, 48365 m/sec, 34822762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 368/444 112/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 17462180 m, 16082 m/sec, 34983582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 376/444 112/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 17477413 m, 3046 m/sec, 35014048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 399/444 112/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 17492685 m, 3054 m/sec, 35044592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 429/444 112/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 17492945 m, 52 m/sec, 35045111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 CTL EXCL 462/444 112/2000 DoubleLock-PT-p1s3-CTLFireability-2024-05 17496968 m, 804 m/sec, 35053156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 24 (type EXCL) for DoubleLock-PT-p1s3-CTLFireability-2024-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-01: AG false findpath[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2024-06: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-09: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-10: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-12: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s3-CTLFireability-2023-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s3-CTLFireability-2023-15: DISJ true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-03: DISJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-05: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s3-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 DoubleLock-PT-p1s3-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 438 sec
[[35mlola[0m][I] memory limit: 2000 pages
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p1s3"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p1s3, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134600602"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p1s3.tgz
mv DoubleLock-PT-p1s3 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;