About the Execution of LoLA for DoubleLock-PT-p1s2
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16193.016 | 779505.00 | 860900.00 | 2451.70 | T???FF?F?T?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134600595.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleLock-PT-p1s2, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134600595
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.8M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:16 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 13:39 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 152K Apr 12 13:39 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.4M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-00
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-01
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-02
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-03
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-04
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-05
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-06
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-07
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-08
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-09
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-10
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-11
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-12
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-13
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-14
FORMULA_NAME DoubleLock-PT-p1s2-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717056823304
FORMULA DoubleLock-PT-p1s2-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s2-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s2-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s2-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s2-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717057602809
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 256 transitions removed,132 places removed
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 29 DoubleLock-PT-p1s2-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for DoubleLock-PT-p1s2-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-04: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-05: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 DoubleLock-PT-p1s2-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 DoubleLock-PT-p1s2-LTLCardinality-09
[[35mlola[0m][I] time limit : 201 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for DoubleLock-PT-p1s2-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 3 DoubleLock-PT-p1s2-LTLCardinality-01
[[35mlola[0m][I] time limit : 228 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 23 DoubleLock-PT-p1s2-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 23 DoubleLock-PT-p1s2-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for DoubleLock-PT-p1s2-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for DoubleLock-PT-p1s2-LTLCardinality-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type FNDP) for 20 DoubleLock-PT-p1s2-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EQUN) for 20 DoubleLock-PT-p1s2-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type FNDP) for DoubleLock-PT-p1s2-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 62 (type EQUN) for DoubleLock-PT-p1s2-LTLCardinality-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for DoubleLock-PT-p1s2-LTLCardinality-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 4/263 4/2000 DoubleLock-PT-p1s2-LTLCardinality-01 436408 m, 87281 m/sec, 465494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 9/263 10/2000 DoubleLock-PT-p1s2-LTLCardinality-01 1046728 m, 122064 m/sec, 1116501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 14/263 15/2000 DoubleLock-PT-p1s2-LTLCardinality-01 1655572 m, 121768 m/sec, 1765935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 19/263 20/2000 DoubleLock-PT-p1s2-LTLCardinality-01 2262522 m, 121390 m/sec, 2413349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 62 (type EQUN) for DoubleLock-PT-p1s2-LTLCardinality-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 24/263 25/2000 DoubleLock-PT-p1s2-LTLCardinality-01 2868346 m, 121164 m/sec, 3059560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 29/263 31/2000 DoubleLock-PT-p1s2-LTLCardinality-01 3475033 m, 121337 m/sec, 3706694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 34/263 36/2000 DoubleLock-PT-p1s2-LTLCardinality-01 4080986 m, 121190 m/sec, 4353043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 39/263 41/2000 DoubleLock-PT-p1s2-LTLCardinality-01 4687646 m, 121332 m/sec, 5000146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 44/263 46/2000 DoubleLock-PT-p1s2-LTLCardinality-01 5292816 m, 121034 m/sec, 5645661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 49/263 51/2000 DoubleLock-PT-p1s2-LTLCardinality-01 5896673 m, 120771 m/sec, 6289775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 54/263 57/2000 DoubleLock-PT-p1s2-LTLCardinality-01 6490330 m, 118731 m/sec, 6923009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 59/263 62/2000 DoubleLock-PT-p1s2-LTLCardinality-01 7079042 m, 117742 m/sec, 7550970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 64/263 67/2000 DoubleLock-PT-p1s2-LTLCardinality-01 7675678 m, 119327 m/sec, 8187381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 69/263 72/2000 DoubleLock-PT-p1s2-LTLCardinality-01 8278555 m, 120575 m/sec, 8830449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 74/263 77/2000 DoubleLock-PT-p1s2-LTLCardinality-01 8878461 m, 119981 m/sec, 9470349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 79/263 82/2000 DoubleLock-PT-p1s2-LTLCardinality-01 9477316 m, 119771 m/sec, 10109128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 84/263 88/2000 DoubleLock-PT-p1s2-LTLCardinality-01 10076707 m, 119878 m/sec, 10748479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 89/263 93/2000 DoubleLock-PT-p1s2-LTLCardinality-01 10675241 m, 119706 m/sec, 11386916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 94/263 98/2000 DoubleLock-PT-p1s2-LTLCardinality-01 11274013 m, 119754 m/sec, 12025605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 99/263 103/2000 DoubleLock-PT-p1s2-LTLCardinality-01 11871183 m, 119434 m/sec, 12662587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 104/263 108/2000 DoubleLock-PT-p1s2-LTLCardinality-01 12470597 m, 119882 m/sec, 13301962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 109/263 113/2000 DoubleLock-PT-p1s2-LTLCardinality-01 13068005 m, 119481 m/sec, 13939197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 114/263 119/2000 DoubleLock-PT-p1s2-LTLCardinality-01 13665144 m, 119427 m/sec, 14576145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 119/263 124/2000 DoubleLock-PT-p1s2-LTLCardinality-01 14262243 m, 119419 m/sec, 15213051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 124/263 129/2000 DoubleLock-PT-p1s2-LTLCardinality-01 14860755 m, 119702 m/sec, 15851464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 129/263 134/2000 DoubleLock-PT-p1s2-LTLCardinality-01 15457050 m, 119259 m/sec, 16487512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 134/263 139/2000 DoubleLock-PT-p1s2-LTLCardinality-01 16049598 m, 118509 m/sec, 17119562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 139/263 144/2000 DoubleLock-PT-p1s2-LTLCardinality-01 16637305 m, 117541 m/sec, 17746450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 144/263 149/2000 DoubleLock-PT-p1s2-LTLCardinality-01 17227760 m, 118091 m/sec, 18376269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 149/263 155/2000 DoubleLock-PT-p1s2-LTLCardinality-01 17823652 m, 119178 m/sec, 19011887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 154/263 160/2000 DoubleLock-PT-p1s2-LTLCardinality-01 18420943 m, 119458 m/sec, 19648998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 159/263 165/2000 DoubleLock-PT-p1s2-LTLCardinality-01 19017566 m, 119324 m/sec, 20285394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 164/263 170/2000 DoubleLock-PT-p1s2-LTLCardinality-01 19612237 m, 118934 m/sec, 20919711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 169/263 175/2000 DoubleLock-PT-p1s2-LTLCardinality-01 20205886 m, 118729 m/sec, 21552936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 174/263 180/2000 DoubleLock-PT-p1s2-LTLCardinality-01 20802265 m, 119275 m/sec, 22189074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 179/263 186/2000 DoubleLock-PT-p1s2-LTLCardinality-01 21400259 m, 119598 m/sec, 22826934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 184/263 191/2000 DoubleLock-PT-p1s2-LTLCardinality-01 21996786 m, 119305 m/sec, 23463229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 189/263 196/2000 DoubleLock-PT-p1s2-LTLCardinality-01 22592115 m, 119065 m/sec, 24098248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 194/263 201/2000 DoubleLock-PT-p1s2-LTLCardinality-01 23189181 m, 119413 m/sec, 24735118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 199/263 206/2000 DoubleLock-PT-p1s2-LTLCardinality-01 23783965 m, 118956 m/sec, 25369554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 204/263 211/2000 DoubleLock-PT-p1s2-LTLCardinality-01 24382348 m, 119676 m/sec, 26007829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 209/263 217/2000 DoubleLock-PT-p1s2-LTLCardinality-01 24979855 m, 119501 m/sec, 26645170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 214/263 222/2000 DoubleLock-PT-p1s2-LTLCardinality-01 25575405 m, 119110 m/sec, 27280424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 219/263 227/2000 DoubleLock-PT-p1s2-LTLCardinality-01 26172212 m, 119361 m/sec, 27917017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 224/263 232/2000 DoubleLock-PT-p1s2-LTLCardinality-01 26767001 m, 118957 m/sec, 28551458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 229/263 237/2000 DoubleLock-PT-p1s2-LTLCardinality-01 27362040 m, 119007 m/sec, 29186168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 237
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 234/263 242/2000 DoubleLock-PT-p1s2-LTLCardinality-01 27958111 m, 119214 m/sec, 29821976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 239/263 247/2000 DoubleLock-PT-p1s2-LTLCardinality-01 28552395 m, 118856 m/sec, 30455880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 244/263 253/2000 DoubleLock-PT-p1s2-LTLCardinality-01 29147869 m, 119094 m/sec, 31091052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 249/263 258/2000 DoubleLock-PT-p1s2-LTLCardinality-01 29743103 m, 119046 m/sec, 31725967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 254/263 263/2000 DoubleLock-PT-p1s2-LTLCardinality-01 30338521 m, 119083 m/sec, 32361080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 259/263 268/2000 DoubleLock-PT-p1s2-LTLCardinality-01 30934606 m, 119217 m/sec, 32996904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 12 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 1 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 DoubleLock-PT-p1s2-LTLCardinality-15
[[35mlola[0m][I] time limit : 263 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 3 DoubleLock-PT-p1s2-LTLCardinality-01
[[35mlola[0m][I] time limit : 3162 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 131
[[35mlola[0m][I] fired transitions : 131
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 12 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DoubleLock-PT-p1s2-LTLCardinality-14
[[35mlola[0m][I] time limit : 287 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 5/287 5/2000 DoubleLock-PT-p1s2-LTLCardinality-14 582761 m, 116552 m/sec, 621594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 10/287 9/2000 DoubleLock-PT-p1s2-LTLCardinality-14 1159560 m, 115359 m/sec, 1236847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 15/287 13/2000 DoubleLock-PT-p1s2-LTLCardinality-14 1735514 m, 115190 m/sec, 1851197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 20/287 18/2000 DoubleLock-PT-p1s2-LTLCardinality-14 2311422 m, 115181 m/sec, 2465499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 25/287 22/2000 DoubleLock-PT-p1s2-LTLCardinality-14 2887543 m, 115224 m/sec, 3080029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 30/287 26/2000 DoubleLock-PT-p1s2-LTLCardinality-14 3463571 m, 115205 m/sec, 3694458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 35/287 30/2000 DoubleLock-PT-p1s2-LTLCardinality-14 4038852 m, 115056 m/sec, 4308091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 40/287 35/2000 DoubleLock-PT-p1s2-LTLCardinality-14 4613521 m, 114933 m/sec, 4921073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 45/287 39/2000 DoubleLock-PT-p1s2-LTLCardinality-14 5188052 m, 114906 m/sec, 5533906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 50/287 43/2000 DoubleLock-PT-p1s2-LTLCardinality-14 5762114 m, 114812 m/sec, 6146237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 55/287 47/2000 DoubleLock-PT-p1s2-LTLCardinality-14 6334199 m, 114417 m/sec, 6756462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 60/287 51/2000 DoubleLock-PT-p1s2-LTLCardinality-14 6907289 m, 114618 m/sec, 7367758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 65/287 56/2000 DoubleLock-PT-p1s2-LTLCardinality-14 7480774 m, 114697 m/sec, 7979475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 70/287 60/2000 DoubleLock-PT-p1s2-LTLCardinality-14 8054972 m, 114839 m/sec, 8591953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 75/287 64/2000 DoubleLock-PT-p1s2-LTLCardinality-14 8628846 m, 114774 m/sec, 9204085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 80/287 68/2000 DoubleLock-PT-p1s2-LTLCardinality-14 9201221 m, 114475 m/sec, 9814618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 85/287 73/2000 DoubleLock-PT-p1s2-LTLCardinality-14 9773481 m, 114452 m/sec, 10425031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 90/287 77/2000 DoubleLock-PT-p1s2-LTLCardinality-14 10345439 m, 114391 m/sec, 11035119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 95/287 81/2000 DoubleLock-PT-p1s2-LTLCardinality-14 10916697 m, 114251 m/sec, 11644461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 100/287 85/2000 DoubleLock-PT-p1s2-LTLCardinality-14 11488324 m, 114325 m/sec, 12254195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 105/287 89/2000 DoubleLock-PT-p1s2-LTLCardinality-14 12049832 m, 112301 m/sec, 12853137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 110/287 93/2000 DoubleLock-PT-p1s2-LTLCardinality-14 12607062 m, 111446 m/sec, 13447515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 115/287 98/2000 DoubleLock-PT-p1s2-LTLCardinality-14 13160379 m, 110663 m/sec, 14037720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 120/287 102/2000 DoubleLock-PT-p1s2-LTLCardinality-14 13713176 m, 110559 m/sec, 14627372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 125/287 106/2000 DoubleLock-PT-p1s2-LTLCardinality-14 14267399 m, 110844 m/sec, 15218543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 130/287 110/2000 DoubleLock-PT-p1s2-LTLCardinality-14 14825023 m, 111524 m/sec, 15813341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 135/287 114/2000 DoubleLock-PT-p1s2-LTLCardinality-14 15396397 m, 114274 m/sec, 16422806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 140/287 118/2000 DoubleLock-PT-p1s2-LTLCardinality-14 15967809 m, 114282 m/sec, 17032313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 145/287 122/2000 DoubleLock-PT-p1s2-LTLCardinality-14 16539644 m, 114367 m/sec, 17642269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 150/287 127/2000 DoubleLock-PT-p1s2-LTLCardinality-14 17111524 m, 114376 m/sec, 18252275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 155/287 131/2000 DoubleLock-PT-p1s2-LTLCardinality-14 17682844 m, 114264 m/sec, 18861683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 160/287 135/2000 DoubleLock-PT-p1s2-LTLCardinality-14 18254722 m, 114375 m/sec, 19471688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 165/287 139/2000 DoubleLock-PT-p1s2-LTLCardinality-14 18809928 m, 111041 m/sec, 20063906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 170/287 143/2000 DoubleLock-PT-p1s2-LTLCardinality-14 19357544 m, 109523 m/sec, 20648029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 175/287 147/2000 DoubleLock-PT-p1s2-LTLCardinality-14 19910578 m, 110606 m/sec, 21237933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 180/287 151/2000 DoubleLock-PT-p1s2-LTLCardinality-14 20464202 m, 110724 m/sec, 21828466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 185/287 156/2000 DoubleLock-PT-p1s2-LTLCardinality-14 21019805 m, 111120 m/sec, 22421108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 190/287 160/2000 DoubleLock-PT-p1s2-LTLCardinality-14 21588043 m, 113647 m/sec, 23027228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 195/287 164/2000 DoubleLock-PT-p1s2-LTLCardinality-14 22140377 m, 110466 m/sec, 23616384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 200/287 168/2000 DoubleLock-PT-p1s2-LTLCardinality-14 22693943 m, 110713 m/sec, 24206856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 205/287 172/2000 DoubleLock-PT-p1s2-LTLCardinality-14 23248798 m, 110971 m/sec, 24798701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 210/287 176/2000 DoubleLock-PT-p1s2-LTLCardinality-14 23801767 m, 110593 m/sec, 25388534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 215/287 180/2000 DoubleLock-PT-p1s2-LTLCardinality-14 24357321 m, 111110 m/sec, 25981124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 220/287 184/2000 DoubleLock-PT-p1s2-LTLCardinality-14 24911899 m, 110915 m/sec, 26572675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 225/287 188/2000 DoubleLock-PT-p1s2-LTLCardinality-14 25464217 m, 110463 m/sec, 27161814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 230/287 192/2000 DoubleLock-PT-p1s2-LTLCardinality-14 26018466 m, 110849 m/sec, 27753013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 235/287 196/2000 DoubleLock-PT-p1s2-LTLCardinality-14 26570626 m, 110432 m/sec, 28341983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 240/287 201/2000 DoubleLock-PT-p1s2-LTLCardinality-14 27126631 m, 111201 m/sec, 28935056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 245/287 205/2000 DoubleLock-PT-p1s2-LTLCardinality-14 27683143 m, 111302 m/sec, 29528668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 250/287 209/2000 DoubleLock-PT-p1s2-LTLCardinality-14 28242166 m, 111804 m/sec, 30124959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 255/287 213/2000 DoubleLock-PT-p1s2-LTLCardinality-14 28798418 m, 111250 m/sec, 30718295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 260/287 217/2000 DoubleLock-PT-p1s2-LTLCardinality-14 29356028 m, 111522 m/sec, 31313079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 265/287 221/2000 DoubleLock-PT-p1s2-LTLCardinality-14 29915225 m, 111839 m/sec, 31909557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 270/287 225/2000 DoubleLock-PT-p1s2-LTLCardinality-14 30472472 m, 111449 m/sec, 32503953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 275/287 229/2000 DoubleLock-PT-p1s2-LTLCardinality-14 31028596 m, 111224 m/sec, 33097151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 280/287 233/2000 DoubleLock-PT-p1s2-LTLCardinality-14 31587779 m, 111836 m/sec, 33693615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 285/287 238/2000 DoubleLock-PT-p1s2-LTLCardinality-14 32149532 m, 112350 m/sec, 34292817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DoubleLock-PT-p1s2-LTLCardinality-13
[[35mlola[0m][I] time limit : 286 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DoubleLock-PT-p1s2-LTLCardinality-14
[[35mlola[0m][I] time limit : 2867 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 131
[[35mlola[0m][I] fired transitions : 131
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 5/286 4/5 DoubleLock-PT-p1s2-LTLCardinality-14 517134 m, -6326479 m/sec, 551593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 DoubleLock-PT-p1s2-LTLCardinality-11
[[35mlola[0m][I] time limit : 317 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 131
[[35mlola[0m][I] fired transitions : 131
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 DoubleLock-PT-p1s2-LTLCardinality-08
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for DoubleLock-PT-p1s2-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 DoubleLock-PT-p1s2-LTLCardinality-06
[[35mlola[0m][I] time limit : 408 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/408 6/2000 DoubleLock-PT-p1s2-LTLCardinality-06 578395 m, 115679 m/sec, 616946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/408 11/2000 DoubleLock-PT-p1s2-LTLCardinality-06 1167497 m, 117820 m/sec, 1245322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/408 16/2000 DoubleLock-PT-p1s2-LTLCardinality-06 1763981 m, 119296 m/sec, 1881572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 20/408 21/2000 DoubleLock-PT-p1s2-LTLCardinality-06 2352941 m, 117792 m/sec, 2509796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 25/408 26/2000 DoubleLock-PT-p1s2-LTLCardinality-06 2942770 m, 117965 m/sec, 3138946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 30/408 31/2000 DoubleLock-PT-p1s2-LTLCardinality-06 3535979 m, 118641 m/sec, 3771703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-04: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-05: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-08: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleLock-PT-p1s2-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-11: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-13: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s2-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-01: CONJ 0 2 0 0 3 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-02: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s2-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 35/408 36/2000 DoubleLock-PT-p1s2-LTLCardinality-06 4102987 m, 113401 m/sec, 4376510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p1s2"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p1s2, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134600595"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p1s2.tgz
mv DoubleLock-PT-p1s2 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;