MCC'2024- Execution of r137-tall-171631134600587

About the Execution of LoLA for DoubleLock-PT-p1s1

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16171.651	450317.00	462350.00	1676.70	?????F?F??????F?	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134600587.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleLock-PT-p1s1, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134600587
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 576K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 13:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Apr 12 13:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 13:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 12 13:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.5K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 93K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-00
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-01
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-02
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-03
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-04
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-05
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-06
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-07
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-08
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-09
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-10
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-11
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-12
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-13
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-14
FORMULA_NAME DoubleLock-PT-p1s1-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1717055955159

FORMULA DoubleLock-PT-p1s1-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s1-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleLock-PT-p1s1-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1717056405476

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 8 transitions removed,8 places removed
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 15 DoubleLock-PT-p1s1-LTLCardinality-05
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 15 DoubleLock-PT-p1s1-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 15 DoubleLock-PT-p1s1-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 DoubleLock-PT-p1s1-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for DoubleLock-PT-p1s1-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 55 (type EXCL) for DoubleLock-PT-p1s1-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 63
[[35mlola[0m][I] fired transitions : 62
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 53 (type FNDP) for DoubleLock-PT-p1s1-LTLCardinality-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for DoubleLock-PT-p1s1-LTLCardinality-05 (obsolete)
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 DoubleLock-PT-p1s1-LTLCardinality-07
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for DoubleLock-PT-p1s1-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for DoubleLock-PT-p1s1-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 45
[[35mlola[0m][I] fired transitions : 45
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type CNST) for 24 DoubleLock-PT-p1s1-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 27 (type CNST) for DoubleLock-PT-p1s1-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DoubleLock-PT-p1s1-LTLCardinality-02
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 3 DoubleLock-PT-p1s1-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for DoubleLock-PT-p1s1-LTLCardinality-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for DoubleLock-PT-p1s1-LTLCardinality-05
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/276 4/2000 DoubleLock-PT-p1s1-LTLCardinality-02 557520 m, 111504 m/sec, 640110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 9 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/276 8/2000 DoubleLock-PT-p1s1-LTLCardinality-02 1125684 m, 113632 m/sec, 1292447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/276 11/2000 DoubleLock-PT-p1s1-LTLCardinality-02 1691459 m, 113155 m/sec, 1942041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/276 15/2000 DoubleLock-PT-p1s1-LTLCardinality-02 2258183 m, 113344 m/sec, 2592723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 25/276 19/2000 DoubleLock-PT-p1s1-LTLCardinality-02 2827131 m, 113789 m/sec, 3245959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 30/276 23/2000 DoubleLock-PT-p1s1-LTLCardinality-02 3394386 m, 113451 m/sec, 3897253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 35/276 26/2000 DoubleLock-PT-p1s1-LTLCardinality-02 3956297 m, 112382 m/sec, 4542410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 40/276 30/2000 DoubleLock-PT-p1s1-LTLCardinality-02 4520630 m, 112866 m/sec, 5190347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 45/276 33/2000 DoubleLock-PT-p1s1-LTLCardinality-02 5084280 m, 112730 m/sec, 5837501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 50/276 37/2000 DoubleLock-PT-p1s1-LTLCardinality-02 5645191 m, 112182 m/sec, 6481511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 55/276 41/2000 DoubleLock-PT-p1s1-LTLCardinality-02 6207977 m, 112557 m/sec, 7127673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 60/276 44/2000 DoubleLock-PT-p1s1-LTLCardinality-02 6780663 m, 114537 m/sec, 7785200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 65/276 48/2000 DoubleLock-PT-p1s1-LTLCardinality-02 7360596 m, 115986 m/sec, 8451049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 70/276 52/2000 DoubleLock-PT-p1s1-LTLCardinality-02 7939936 m, 115868 m/sec, 9116217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 75/276 56/2000 DoubleLock-PT-p1s1-LTLCardinality-02 8517095 m, 115431 m/sec, 9778882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 80/276 60/2000 DoubleLock-PT-p1s1-LTLCardinality-02 9095795 m, 115740 m/sec, 10443315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 85/276 63/2000 DoubleLock-PT-p1s1-LTLCardinality-02 9672045 m, 115250 m/sec, 11104935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 90/276 67/2000 DoubleLock-PT-p1s1-LTLCardinality-02 10249388 m, 115468 m/sec, 11767811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 95/276 71/2000 DoubleLock-PT-p1s1-LTLCardinality-02 10825274 m, 115177 m/sec, 12429014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 100/276 74/2000 DoubleLock-PT-p1s1-LTLCardinality-02 11403466 m, 115638 m/sec, 13092862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 105/276 78/2000 DoubleLock-PT-p1s1-LTLCardinality-02 11981454 m, 115597 m/sec, 13756478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 110/276 82/2000 DoubleLock-PT-p1s1-LTLCardinality-02 12558210 m, 115351 m/sec, 14418680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 115/276 86/2000 DoubleLock-PT-p1s1-LTLCardinality-02 13134917 m, 115341 m/sec, 15080826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 120/276 89/2000 DoubleLock-PT-p1s1-LTLCardinality-02 13710901 m, 115196 m/sec, 15742142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 125/276 93/2000 DoubleLock-PT-p1s1-LTLCardinality-02 14286969 m, 115213 m/sec, 16403552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 130/276 97/2000 DoubleLock-PT-p1s1-LTLCardinality-02 14863391 m, 115284 m/sec, 17065370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 135/276 101/2000 DoubleLock-PT-p1s1-LTLCardinality-02 15437698 m, 114861 m/sec, 17724758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 140/276 104/2000 DoubleLock-PT-p1s1-LTLCardinality-02 16012746 m, 115009 m/sec, 18384999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 145/276 108/2000 DoubleLock-PT-p1s1-LTLCardinality-02 16585900 m, 114630 m/sec, 19043066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 150/276 112/2000 DoubleLock-PT-p1s1-LTLCardinality-02 17160043 m, 114828 m/sec, 19702267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 155/276 116/2000 DoubleLock-PT-p1s1-LTLCardinality-02 17732393 m, 114470 m/sec, 20359409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 160/276 119/2000 DoubleLock-PT-p1s1-LTLCardinality-02 18305927 m, 114706 m/sec, 21017911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 165/276 123/2000 DoubleLock-PT-p1s1-LTLCardinality-02 18879743 m, 114763 m/sec, 21676736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 170/276 127/2000 DoubleLock-PT-p1s1-LTLCardinality-02 19451784 m, 114408 m/sec, 22333524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 175/276 130/2000 DoubleLock-PT-p1s1-LTLCardinality-02 20023402 m, 114323 m/sec, 22989826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 180/276 134/2000 DoubleLock-PT-p1s1-LTLCardinality-02 20593335 m, 113986 m/sec, 23644195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 185/276 138/2000 DoubleLock-PT-p1s1-LTLCardinality-02 21165381 m, 114409 m/sec, 24300988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 190/276 142/2000 DoubleLock-PT-p1s1-LTLCardinality-02 21738990 m, 114721 m/sec, 24959575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 195/276 145/2000 DoubleLock-PT-p1s1-LTLCardinality-02 22307947 m, 113791 m/sec, 25612823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 200/276 149/2000 DoubleLock-PT-p1s1-LTLCardinality-02 22864029 m, 111216 m/sec, 26251288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 205/276 152/2000 DoubleLock-PT-p1s1-LTLCardinality-02 23432276 m, 113649 m/sec, 26903720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 210/276 156/2000 DoubleLock-PT-p1s1-LTLCardinality-02 24006445 m, 114833 m/sec, 27562949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 215/276 160/2000 DoubleLock-PT-p1s1-LTLCardinality-02 24578931 m, 114497 m/sec, 28220248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 220/276 164/2000 DoubleLock-PT-p1s1-LTLCardinality-02 25149171 m, 114048 m/sec, 28874968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 225/276 167/2000 DoubleLock-PT-p1s1-LTLCardinality-02 25718843 m, 113934 m/sec, 29529036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 230/276 171/2000 DoubleLock-PT-p1s1-LTLCardinality-02 26287507 m, 113732 m/sec, 30181947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 235/276 175/2000 DoubleLock-PT-p1s1-LTLCardinality-02 26859309 m, 114360 m/sec, 30838461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 240/276 178/2000 DoubleLock-PT-p1s1-LTLCardinality-02 27424039 m, 112946 m/sec, 31486856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 245/276 182/2000 DoubleLock-PT-p1s1-LTLCardinality-02 27981069 m, 111406 m/sec, 32126408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 250/276 186/2000 DoubleLock-PT-p1s1-LTLCardinality-02 28537503 m, 111286 m/sec, 32765275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 255/276 189/2000 DoubleLock-PT-p1s1-LTLCardinality-02 29098541 m, 112207 m/sec, 33409430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 260/276 193/2000 DoubleLock-PT-p1s1-LTLCardinality-02 29656071 m, 111506 m/sec, 34049558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 265/276 196/2000 DoubleLock-PT-p1s1-LTLCardinality-02 30214435 m, 111672 m/sec, 34690643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 270/276 200/2000 DoubleLock-PT-p1s1-LTLCardinality-02 30769104 m, 110933 m/sec, 35327484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 275/276 204/2000 DoubleLock-PT-p1s1-LTLCardinality-02 31323537 m, 110886 m/sec, 35964056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for DoubleLock-PT-p1s1-LTLCardinality-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 DoubleLock-PT-p1s1-LTLCardinality-13
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DoubleLock-PT-p1s1-LTLCardinality-02
[[35mlola[0m][I] time limit : 3316 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/3316 4/5 DoubleLock-PT-p1s1-LTLCardinality-02 556186 m, -6153470 m/sec, 638578 t fired, .
[[35mlola[0m][.] 44 LTL EXCL 5/276 19/2000 DoubleLock-PT-p1s1-LTLCardinality-13 2857184 m, 571436 m/sec, 3100334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for DoubleLock-PT-p1s1-LTLCardinality-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 10/255 37/2000 DoubleLock-PT-p1s1-LTLCardinality-13 5684369 m, 565437 m/sec, 6168130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 15/276 55/2000 DoubleLock-PT-p1s1-LTLCardinality-13 8494266 m, 561979 m/sec, 9217173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 20/276 73/2000 DoubleLock-PT-p1s1-LTLCardinality-13 11299542 m, 561055 m/sec, 12261189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 25/276 91/2000 DoubleLock-PT-p1s1-LTLCardinality-13 14065130 m, 553117 m/sec, 15262148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 30/276 108/2000 DoubleLock-PT-p1s1-LTLCardinality-13 16828798 m, 552733 m/sec, 18261025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 35/276 126/2000 DoubleLock-PT-p1s1-LTLCardinality-13 19582391 m, 550718 m/sec, 21248965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 40/276 144/2000 DoubleLock-PT-p1s1-LTLCardinality-13 22340232 m, 551568 m/sec, 24241515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 45/276 161/2000 DoubleLock-PT-p1s1-LTLCardinality-13 25089643 m, 549882 m/sec, 27224917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 50/276 179/2000 DoubleLock-PT-p1s1-LTLCardinality-13 27804546 m, 542980 m/sec, 30170877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 55/276 196/2000 DoubleLock-PT-p1s1-LTLCardinality-13 30548554 m, 548801 m/sec, 33148416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 60/276 214/2000 DoubleLock-PT-p1s1-LTLCardinality-13 33240070 m, 538303 m/sec, 36069000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 65/276 231/2000 DoubleLock-PT-p1s1-LTLCardinality-13 35896404 m, 531266 m/sec, 38951402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 70/276 248/2000 DoubleLock-PT-p1s1-LTLCardinality-13 38583709 m, 537461 m/sec, 41867416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 75/276 265/2000 DoubleLock-PT-p1s1-LTLCardinality-13 41274492 m, 538156 m/sec, 44787201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 80/276 282/2000 DoubleLock-PT-p1s1-LTLCardinality-13 43946142 m, 534330 m/sec, 47686223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 85/276 300/2000 DoubleLock-PT-p1s1-LTLCardinality-13 46610532 m, 532878 m/sec, 50577375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 90/276 317/2000 DoubleLock-PT-p1s1-LTLCardinality-13 49285536 m, 535000 m/sec, 53480036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 95/276 334/2000 DoubleLock-PT-p1s1-LTLCardinality-13 51940063 m, 530905 m/sec, 56360481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 100/276 351/2000 DoubleLock-PT-p1s1-LTLCardinality-13 54592905 m, 530568 m/sec, 59239095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 105/276 368/2000 DoubleLock-PT-p1s1-LTLCardinality-13 57257091 m, 532837 m/sec, 62130018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 110/276 385/2000 DoubleLock-PT-p1s1-LTLCardinality-13 59915449 m, 531671 m/sec, 65014623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 115/276 402/2000 DoubleLock-PT-p1s1-LTLCardinality-13 62573705 m, 531651 m/sec, 67899116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 120/276 419/2000 DoubleLock-PT-p1s1-LTLCardinality-13 65222096 m, 529678 m/sec, 70772902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 125/276 436/2000 DoubleLock-PT-p1s1-LTLCardinality-13 67889168 m, 533414 m/sec, 73666954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 130/276 453/2000 DoubleLock-PT-p1s1-LTLCardinality-13 70522865 m, 526739 m/sec, 76524799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 135/276 470/2000 DoubleLock-PT-p1s1-LTLCardinality-13 73154173 m, 526261 m/sec, 79380049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 140/276 487/2000 DoubleLock-PT-p1s1-LTLCardinality-13 75826746 m, 534514 m/sec, 82280073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 145/276 504/2000 DoubleLock-PT-p1s1-LTLCardinality-13 78486287 m, 531908 m/sec, 85165958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 150/276 521/2000 DoubleLock-PT-p1s1-LTLCardinality-13 81158907 m, 534524 m/sec, 88066038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 155/276 538/2000 DoubleLock-PT-p1s1-LTLCardinality-13 83831135 m, 534445 m/sec, 90965689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 160/276 555/2000 DoubleLock-PT-p1s1-LTLCardinality-13 86497224 m, 533217 m/sec, 93858674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-05: AG false state space[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleLock-PT-p1s1-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-01: F 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-02: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-08: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleLock-PT-p1s1-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 165/276 572/2000 DoubleLock-PT-p1s1-LTLCardinality-13 89117300 m, 524015 m/sec, 96701734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p1s1"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p1s1, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134600587"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p1s1.tgz
mv DoubleLock-PT-p1s1 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;