MCC'2024- Execution of r137-tall-171631134600586

About the Execution of LoLA for DoubleLock-PT-p1s1

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
16205.443	201151.00	208326.00	941.40	[undef]	Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134600586.qcow2',
Waiting for the VM to be ready (probing ssh)
...............................................................
=========================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleLock-PT-p1s1, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134600586
===============================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 576K
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Apr 22 14:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 13:31 ReachabilityCardinalit
-rw-r--r-- 1 mcc users 153K Apr 12 13:31 ReachabilityCardinalit
-rw-r--r-- 1 mcc users 11K Apr 12 13:30 ReachabilityFireabilit
-rw-r--r-- 1 mcc users 93K Apr 12 13:30 ReachabilityFireabilit
-rw-r--r-- 1 mcc users 1.5K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 5 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 93K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-00
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-01
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-02
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-03
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-04
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-05
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-06
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-07
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-08
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-09
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-10
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2024-11
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2023-12
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2023-13
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2023-14
FORMULA_NAME DoubleLock-PT-p1s1-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1717055779198

BK_STOP 1717055980349

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most
[[35mlola[0m][W] [1m[33munknown unit in memory specification:
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmod
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmode
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from
[[35mlola[0m][I] Rule S: 8 transitions removed,8 places
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6
[[35mlola[0m][I] time limit : 92 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 91 (type EQUN) for
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 86 (type EQUN) for
[[35mlola[0m][I] FINISHED task # 91 (type EQUN) for
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 100 (type EQUN) for
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 102 (type EQUN) for
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 86 (type EQUN) for
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 100 (type EQUN) for
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 102 (type EQUN) for
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 5/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 10/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 15/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 20/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 25/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 30/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 35/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 40/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 45/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 50/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 55/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 60/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 65/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 70/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 75/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 80/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 85/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 90/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 95/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 100/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 105/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 110/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 115/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 120/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 125/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 130/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 135/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 140/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 145/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 150/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 155/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 160/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 165/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 170/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 175/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 7 CTL EXCL 180/180
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 78 (type EXCL) for
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6
[[35mlola[0m][I] time limit : 3415 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 78 CTL EXCL 5/179
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-00:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-01:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-02:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-03:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-04:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-05:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-06:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-07:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-08:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-09:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-10:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2024-11:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-12:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-13:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-14:
[[35mlola[0m][.] DoubleLock-PT-p1s1-CTLFireability-2023-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT
[[35mlola[0m][.] 78 CTL EXCL 10/179
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 401 Killed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................ ============================ ====== y.txt y.xml y.txt y.xml template) text file) ([1m[36m--timelimit[0m) using default[0m el.pnml[0m l.pnml[0m m) [4m[34mCTLFireability.xml[0m removed DoubleLock-PT-p1s1-CTLFireability-2024-02 19 DoubleLock-PT-p1s1-CTLFireability-2024-05 66 DoubleLock-PT-p1s1-CTLFireability-2023-14 19 DoubleLock-PT-p1s1-CTLFireability-2024-05 DoubleLock-PT-p1s1-CTLFireability-2024-05 DoubleLock-PT-p1s1-CTLFireability-2024-05 (obsolete) DoubleLock-PT-p1s1-CTLFireability-2023-14 66 DoubleLock-PT-p1s1-CTLFireability-2023-14 66 DoubleLock-PT-p1s1-CTLFireability-2023-14 DoubleLock-PT-p1s1-CTLFireability-2024-05 DoubleLock-PT-p1s1-CTLFireability-2023-14 DoubleLock-PT-p1s1-CTLFireability-2023-14 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 16/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 3406244 m, 681248 m/sec, 3406244 t fired, . CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 32/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 6821287 m, 683008 m/sec, 6821287 t fired, . in use: 32 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 48/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 10200863 m, 675915 m/sec, 10200862 t fired, . in use: 48 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 63/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 13547646 m, 669356 m/sec, 13547646 t fired, . in use: 63 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 79/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 16877350 m, 665940 m/sec, 16877350 t fired, . in use: 79 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 95/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 20190713 m, 662672 m/sec, 20190713 t fired, . in use: 95 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 111/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 23483530 m, 658563 m/sec, 23483530 t fired, . in use: 111 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 126/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 26743047 m, 651903 m/sec, 26743047 t fired, . in use: 126 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 142/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 30026845 m, 656759 m/sec, 30026844 t fired, . in use: 142 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 158/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 33264877 m, 647606 m/sec, 33264877 t fired, . in use: 158 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 173/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 36442252 m, 635475 m/sec, 36442251 t fired, . in use: 173 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 189/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 39665515 m, 644652 m/sec, 39665515 t fired, . in use: 189 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 205/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 42894409 m, 645778 m/sec, 42894409 t fired, . in use: 205 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 220/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 46123610 m, 645840 m/sec, 46123610 t fired, . in use: 220 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 236/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 49328963 m, 641070 m/sec, 49328963 t fired, . in use: 236 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 251/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 52519932 m, 638193 m/sec, 52519931 t fired, . in use: 251 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 267/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 55733507 m, 642715 m/sec, 55733506 t fired, . in use: 267 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 283/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 58938751 m, 641048 m/sec, 58938751 t fired, . in use: 283 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 298/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 62119838 m, 636217 m/sec, 62119838 t fired, . in use: 298 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 314/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 65319943 m, 640021 m/sec, 65319942 t fired, . in use: 314 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 329/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 68487038 m, 633419 m/sec, 68487037 t fired, . in use: 329 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 345/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 71651281 m, 632848 m/sec, 71651280 t fired, . in use: 345 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 360/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 74887573 m, 647258 m/sec, 74887573 t fired, . in use: 360 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 376/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 78091485 m, 640782 m/sec, 78091485 t fired, . in use: 376 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 392/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 81288874 m, 639477 m/sec, 81288873 t fired, . in use: 392 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 407/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 84473512 m, 636927 m/sec, 84473511 t fired, . in use: 407 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 423/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 87639501 m, 633197 m/sec, 87639501 t fired, . in use: 423 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 438/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 90824311 m, 636962 m/sec, 90824310 t fired, . in use: 438 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 453/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 93956131 m, 626364 m/sec, 93956130 t fired, . in use: 453 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 468/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 97057869 m, 620347 m/sec, 97057869 t fired, . in use: 468 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 483/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 100151412 m, 618708 m/sec, 100151412 t fired, . in use: 483 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 498/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 103209398 m, 611597 m/sec, 103209398 t fired, . in use: 498 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 513/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 106206209 m, 599362 m/sec, 106206209 t fired, . in use: 513 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 528/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 109301179 m, 618994 m/sec, 109301178 t fired, . in use: 528 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 543/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 112477970 m, 635358 m/sec, 112477970 t fired, . in use: 543 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 559/2000 DoubleLock-PT-p1s1-CTLFireability-2024-02 115653533 m, 635112 m/sec, 115653533 t fired, . in use: 559 DoubleLock-PT-p1s1-CTLFireability-2024-02 (local timeout) CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 1 0 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 1 0 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m in use: 575 77 DoubleLock-PT-p1s1-CTLFireability-2023-15 DoubleLock-PT-p1s1-CTLFireability-2024-02 DoubleLock-PT-p1s1-CTLFireability-2024-02 (memory limit exceeded) CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 14/2000 DoubleLock-PT-p1s1-CTLFireability-2023-15 3197626 m, 639525 m/sec, 3671344 t fired, . in use: 575 CATEGORY VALUE PRODUCED BY[0m CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 DISJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 7 0 0 7 CONJ 0 2 0 0 2 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CONJ 0 3 0 0 6 0 0 0 CTL 0 0 1 0 1 0 0 0 MEM PG/PGLIMIT FORMULA STATUS[0m 27/2000 DoubleLock-PT-p1s1-CTLFireability-2023-15 6325694 m, 625613 m/sec, 7262830 t fired, . in use: 575 $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleLock-PT-p1s1"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleLock-PT-p1s1, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134600586"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DoubleLock-PT-p1s1.tgz
mv DoubleLock-PT-p1s1 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;