About the Execution of LoLA for DoubleExponent-PT-200
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
0.000 | 1144932.00 | 0.00 | 0.00 | ??????F????????? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134500580.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleExponent-PT-200, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134500580
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.9M
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 15:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-00
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-01
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-02
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-03
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-04
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-05
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-06
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-07
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-08
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-09
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-10
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-11
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-12
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-13
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-14
FORMULA_NAME DoubleExponent-PT-200-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717053500187
FORMULA DoubleExponent-PT-200-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717054645119
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 12 (type CNST) for 9 DoubleExponent-PT-200-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 12 (type CNST) for DoubleExponent-PT-200-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 DoubleExponent-PT-200-LTLFireability-06
[[35mlola[0m][I] time limit : 186 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for DoubleExponent-PT-200-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 48 DoubleExponent-PT-200-LTLFireability-12
[[35mlola[0m][I] time limit : 197 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 68 (type EQUN) for 48 DoubleExponent-PT-200-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EXCL) for DoubleExponent-PT-200-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 68 (type EQUN) for DoubleExponent-PT-200-LTLFireability-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 DoubleExponent-PT-200-LTLFireability-08
[[35mlola[0m][I] time limit : 221 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 33 (type EXCL) for DoubleExponent-PT-200-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 8
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-30 07:19:14] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 DoubleExponent-PT-200-LTLFireability-11
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 4/236 1/2000 DoubleExponent-PT-200-LTLFireability-11 19479 m, 3895 m/sec, 22940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 9/236 2/2000 DoubleExponent-PT-200-LTLFireability-11 68479 m, 9800 m/sec, 80792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 14/236 2/2000 DoubleExponent-PT-200-LTLFireability-11 109392 m, 8182 m/sec, 129040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 19/236 3/2000 DoubleExponent-PT-200-LTLFireability-11 152139 m, 8549 m/sec, 179502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 24/236 4/2000 DoubleExponent-PT-200-LTLFireability-11 188465 m, 7265 m/sec, 222332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 29/236 6/2000 DoubleExponent-PT-200-LTLFireability-11 308186 m, 23944 m/sec, 363635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 34/236 8/2000 DoubleExponent-PT-200-LTLFireability-11 443120 m, 26986 m/sec, 522846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 39/236 10/2000 DoubleExponent-PT-200-LTLFireability-11 577718 m, 26919 m/sec, 681661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 44/236 13/2000 DoubleExponent-PT-200-LTLFireability-11 712750 m, 27006 m/sec, 841005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 49/236 15/2000 DoubleExponent-PT-200-LTLFireability-11 847230 m, 26896 m/sec, 999695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 54/236 17/2000 DoubleExponent-PT-200-LTLFireability-11 983719 m, 27297 m/sec, 1160771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 59/236 20/2000 DoubleExponent-PT-200-LTLFireability-11 1118484 m, 26953 m/sec, 1319793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 64/236 22/2000 DoubleExponent-PT-200-LTLFireability-11 1253371 m, 26977 m/sec, 1478972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 69/236 24/2000 DoubleExponent-PT-200-LTLFireability-11 1388060 m, 26937 m/sec, 1637851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 74/236 27/2000 DoubleExponent-PT-200-LTLFireability-11 1522178 m, 26823 m/sec, 1796048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 79/236 30/2000 DoubleExponent-PT-200-LTLFireability-11 1655850 m, 26734 m/sec, 1953760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 84/236 32/2000 DoubleExponent-PT-200-LTLFireability-11 1789764 m, 26782 m/sec, 2111788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 89/236 34/2000 DoubleExponent-PT-200-LTLFireability-11 1923548 m, 26756 m/sec, 2269677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 94/236 37/2000 DoubleExponent-PT-200-LTLFireability-11 2056966 m, 26683 m/sec, 2427122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 99/236 39/2000 DoubleExponent-PT-200-LTLFireability-11 2190410 m, 26688 m/sec, 2584614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 104/236 41/2000 DoubleExponent-PT-200-LTLFireability-11 2324462 m, 26810 m/sec, 2742832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 109/236 44/2000 DoubleExponent-PT-200-LTLFireability-11 2459181 m, 26943 m/sec, 2901841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 114/236 46/2000 DoubleExponent-PT-200-LTLFireability-11 2593505 m, 26864 m/sec, 3060385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 119/236 48/2000 DoubleExponent-PT-200-LTLFireability-11 2728131 m, 26925 m/sec, 3219301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 124/236 50/2000 DoubleExponent-PT-200-LTLFireability-11 2866084 m, 27590 m/sec, 3382112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 129/236 53/2000 DoubleExponent-PT-200-LTLFireability-11 3005235 m, 27830 m/sec, 3546361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 134/236 55/2000 DoubleExponent-PT-200-LTLFireability-11 3141288 m, 27210 m/sec, 3706961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 139/236 57/2000 DoubleExponent-PT-200-LTLFireability-11 3276125 m, 26967 m/sec, 3866127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 144/236 60/2000 DoubleExponent-PT-200-LTLFireability-11 3410616 m, 26898 m/sec, 4024841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 149/236 62/2000 DoubleExponent-PT-200-LTLFireability-11 3545229 m, 26922 m/sec, 4183753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 154/236 64/2000 DoubleExponent-PT-200-LTLFireability-11 3680004 m, 26955 m/sec, 4342855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 159/236 66/2000 DoubleExponent-PT-200-LTLFireability-11 3815251 m, 27049 m/sec, 4502502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 164/236 69/2000 DoubleExponent-PT-200-LTLFireability-11 3951512 m, 27252 m/sec, 4663326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 169/236 71/2000 DoubleExponent-PT-200-LTLFireability-11 4090658 m, 27829 m/sec, 4827570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 174/236 73/2000 DoubleExponent-PT-200-LTLFireability-11 4229165 m, 27701 m/sec, 4991087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 179/236 76/2000 DoubleExponent-PT-200-LTLFireability-11 4365345 m, 27236 m/sec, 5151853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 184/236 78/2000 DoubleExponent-PT-200-LTLFireability-11 4501388 m, 27208 m/sec, 5312403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 189/236 80/2000 DoubleExponent-PT-200-LTLFireability-11 4636674 m, 27057 m/sec, 5472077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 194/236 82/2000 DoubleExponent-PT-200-LTLFireability-11 4772367 m, 27138 m/sec, 5632283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 199/236 85/2000 DoubleExponent-PT-200-LTLFireability-11 4906231 m, 26772 m/sec, 5790309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 204/236 87/2000 DoubleExponent-PT-200-LTLFireability-11 5040781 m, 26910 m/sec, 5949136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 209/236 89/2000 DoubleExponent-PT-200-LTLFireability-11 5175273 m, 26898 m/sec, 6107877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 214/236 91/2000 DoubleExponent-PT-200-LTLFireability-11 5309525 m, 26850 m/sec, 6266339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 219/236 94/2000 DoubleExponent-PT-200-LTLFireability-11 5443971 m, 26889 m/sec, 6425044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 224/236 96/2000 DoubleExponent-PT-200-LTLFireability-11 5578464 m, 26898 m/sec, 6583818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 229/236 98/2000 DoubleExponent-PT-200-LTLFireability-11 5712677 m, 26842 m/sec, 6742240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 234/236 100/2000 DoubleExponent-PT-200-LTLFireability-11 5847290 m, 26922 m/sec, 6901151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for DoubleExponent-PT-200-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 DoubleExponent-PT-200-LTLFireability-15
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 41 DoubleExponent-PT-200-LTLFireability-11
[[35mlola[0m][I] time limit : 3307 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for DoubleExponent-PT-200-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 5/236 3/5 DoubleExponent-PT-200-LTLFireability-11 117596 m, -1145938 m/sec, 138725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 LTL EXCL 10/236 5/5 DoubleExponent-PT-200-LTLFireability-11 240686 m, 24618 m/sec, 283985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for DoubleExponent-PT-200-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 DoubleExponent-PT-200-LTLFireability-14
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for DoubleExponent-PT-200-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 DoubleExponent-PT-200-LTLFireability-13
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for DoubleExponent-PT-200-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 28
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 DoubleExponent-PT-200-LTLFireability-10
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for DoubleExponent-PT-200-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 DoubleExponent-PT-200-LTLFireability-09
[[35mlola[0m][I] time limit : 329 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 36 (type EXCL) for DoubleExponent-PT-200-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 DoubleExponent-PT-200-LTLFireability-07
[[35mlola[0m][I] time limit : 365 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for DoubleExponent-PT-200-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 DoubleExponent-PT-200-LTLFireability-05
[[35mlola[0m][I] time limit : 411 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 5/411 4/2000 DoubleExponent-PT-200-LTLFireability-05 89357 m, 17871 m/sec, 98823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 10/411 8/2000 DoubleExponent-PT-200-LTLFireability-05 179427 m, 18014 m/sec, 198452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 15/411 12/2000 DoubleExponent-PT-200-LTLFireability-05 269471 m, 18008 m/sec, 298084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 20/411 16/2000 DoubleExponent-PT-200-LTLFireability-05 359705 m, 18046 m/sec, 397902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 25/411 20/2000 DoubleExponent-PT-200-LTLFireability-05 449539 m, 17966 m/sec, 497272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 30/411 24/2000 DoubleExponent-PT-200-LTLFireability-05 539824 m, 18057 m/sec, 597186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 35/411 28/2000 DoubleExponent-PT-200-LTLFireability-05 629760 m, 17987 m/sec, 696650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 40/411 32/2000 DoubleExponent-PT-200-LTLFireability-05 720451 m, 18138 m/sec, 796977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 45/411 36/2000 DoubleExponent-PT-200-LTLFireability-05 810880 m, 18085 m/sec, 897046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 50/411 40/2000 DoubleExponent-PT-200-LTLFireability-05 901239 m, 18071 m/sec, 996984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 55/411 44/2000 DoubleExponent-PT-200-LTLFireability-05 991178 m, 17987 m/sec, 1096497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 60/411 48/2000 DoubleExponent-PT-200-LTLFireability-05 1081206 m, 18005 m/sec, 1196083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 65/411 52/2000 DoubleExponent-PT-200-LTLFireability-05 1171708 m, 18100 m/sec, 1296196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 70/411 56/2000 DoubleExponent-PT-200-LTLFireability-05 1262115 m, 18081 m/sec, 1396253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 75/411 60/2000 DoubleExponent-PT-200-LTLFireability-05 1352406 m, 18058 m/sec, 1496114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 80/411 64/2000 DoubleExponent-PT-200-LTLFireability-05 1442518 m, 18022 m/sec, 1595804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 85/411 68/2000 DoubleExponent-PT-200-LTLFireability-05 1532744 m, 18045 m/sec, 1695642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 90/411 72/2000 DoubleExponent-PT-200-LTLFireability-05 1623023 m, 18055 m/sec, 1795503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 95/411 76/2000 DoubleExponent-PT-200-LTLFireability-05 1713471 m, 18089 m/sec, 1895595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 100/411 80/2000 DoubleExponent-PT-200-LTLFireability-05 1803529 m, 18011 m/sec, 1995204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 105/411 84/2000 DoubleExponent-PT-200-LTLFireability-05 1894264 m, 18147 m/sec, 2095584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 110/411 88/2000 DoubleExponent-PT-200-LTLFireability-05 1984462 m, 18039 m/sec, 2195386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 115/411 92/2000 DoubleExponent-PT-200-LTLFireability-05 2075205 m, 18148 m/sec, 2295763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 120/411 96/2000 DoubleExponent-PT-200-LTLFireability-05 2165431 m, 18045 m/sec, 2395600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 125/411 100/2000 DoubleExponent-PT-200-LTLFireability-05 2255834 m, 18080 m/sec, 2495605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 130/411 104/2000 DoubleExponent-PT-200-LTLFireability-05 2346162 m, 18065 m/sec, 2595558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 135/411 108/2000 DoubleExponent-PT-200-LTLFireability-05 2436660 m, 18099 m/sec, 2695557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 140/411 113/2000 DoubleExponent-PT-200-LTLFireability-05 2526943 m, 18056 m/sec, 2795370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 145/411 117/2000 DoubleExponent-PT-200-LTLFireability-05 2616900 m, 17991 m/sec, 2894855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 150/411 121/2000 DoubleExponent-PT-200-LTLFireability-05 2706865 m, 17993 m/sec, 2994349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 155/411 125/2000 DoubleExponent-PT-200-LTLFireability-05 2796688 m, 17964 m/sec, 3093709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 160/411 129/2000 DoubleExponent-PT-200-LTLFireability-05 2886544 m, 17971 m/sec, 3193084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 165/411 133/2000 DoubleExponent-PT-200-LTLFireability-05 2976343 m, 17959 m/sec, 3292428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 170/411 137/2000 DoubleExponent-PT-200-LTLFireability-05 3066146 m, 17960 m/sec, 3391748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 175/411 141/2000 DoubleExponent-PT-200-LTLFireability-05 3155123 m, 17795 m/sec, 3490178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 180/411 145/2000 DoubleExponent-PT-200-LTLFireability-05 3241249 m, 17225 m/sec, 3585468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 185/411 149/2000 DoubleExponent-PT-200-LTLFireability-05 3330687 m, 17887 m/sec, 3684395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 190/411 153/2000 DoubleExponent-PT-200-LTLFireability-05 3419806 m, 17823 m/sec, 3782971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 195/411 157/2000 DoubleExponent-PT-200-LTLFireability-05 3509118 m, 17862 m/sec, 3881788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 200/411 161/2000 DoubleExponent-PT-200-LTLFireability-05 3598767 m, 17929 m/sec, 3980978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 205/411 165/2000 DoubleExponent-PT-200-LTLFireability-05 3687721 m, 17790 m/sec, 4079386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 210/411 169/2000 DoubleExponent-PT-200-LTLFireability-05 3774062 m, 17268 m/sec, 4174887 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 215/411 172/2000 DoubleExponent-PT-200-LTLFireability-05 3860199 m, 17227 m/sec, 4270186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 220/411 176/2000 DoubleExponent-PT-200-LTLFireability-05 3946391 m, 17238 m/sec, 4365552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 225/411 180/2000 DoubleExponent-PT-200-LTLFireability-05 4032640 m, 17249 m/sec, 4460982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 230/411 184/2000 DoubleExponent-PT-200-LTLFireability-05 4118856 m, 17243 m/sec, 4556380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 235/411 187/2000 DoubleExponent-PT-200-LTLFireability-05 4205464 m, 17321 m/sec, 4652173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 240/411 191/2000 DoubleExponent-PT-200-LTLFireability-05 4292010 m, 17309 m/sec, 4747918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 245/411 195/2000 DoubleExponent-PT-200-LTLFireability-05 4382375 m, 18073 m/sec, 4847886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 250/411 199/2000 DoubleExponent-PT-200-LTLFireability-05 4468320 m, 17189 m/sec, 4942970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 255/411 203/2000 DoubleExponent-PT-200-LTLFireability-05 4554379 m, 17211 m/sec, 5038209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 260/411 206/2000 DoubleExponent-PT-200-LTLFireability-05 4640541 m, 17232 m/sec, 5133535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 432
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 265/411 210/2000 DoubleExponent-PT-200-LTLFireability-05 4727920 m, 17475 m/sec, 5230229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 270/411 214/2000 DoubleExponent-PT-200-LTLFireability-05 4818279 m, 18071 m/sec, 5330197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 275/411 218/2000 DoubleExponent-PT-200-LTLFireability-05 4907045 m, 17753 m/sec, 5428391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 280/411 222/2000 DoubleExponent-PT-200-LTLFireability-05 4994012 m, 17393 m/sec, 5524609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 285/411 226/2000 DoubleExponent-PT-200-LTLFireability-05 5081071 m, 17411 m/sec, 5620926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 290/411 229/2000 DoubleExponent-PT-200-LTLFireability-05 5161973 m, 16180 m/sec, 5710452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 295/411 233/2000 DoubleExponent-PT-200-LTLFireability-05 5248158 m, 17237 m/sec, 5805800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 300/411 237/2000 DoubleExponent-PT-200-LTLFireability-05 5335283 m, 17425 m/sec, 5902216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 305/411 240/2000 DoubleExponent-PT-200-LTLFireability-05 5422210 m, 17385 m/sec, 5998411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 310/411 244/2000 DoubleExponent-PT-200-LTLFireability-05 5508246 m, 17207 m/sec, 6093603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 315/411 248/2000 DoubleExponent-PT-200-LTLFireability-05 5593313 m, 17013 m/sec, 6187715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 320/411 252/2000 DoubleExponent-PT-200-LTLFireability-05 5679887 m, 17314 m/sec, 6283483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 325/411 255/2000 DoubleExponent-PT-200-LTLFireability-05 5766491 m, 17320 m/sec, 6379300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 330/411 259/2000 DoubleExponent-PT-200-LTLFireability-05 5853643 m, 17430 m/sec, 6475723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 335/411 263/2000 DoubleExponent-PT-200-LTLFireability-05 5940384 m, 17348 m/sec, 6571703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 340/411 267/2000 DoubleExponent-PT-200-LTLFireability-05 6027599 m, 17443 m/sec, 6668211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 345/411 270/2000 DoubleExponent-PT-200-LTLFireability-05 6113917 m, 17263 m/sec, 6763719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 350/411 274/2000 DoubleExponent-PT-200-LTLFireability-05 6200744 m, 17365 m/sec, 6859803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 355/411 278/2000 DoubleExponent-PT-200-LTLFireability-05 6286672 m, 17185 m/sec, 6954890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 360/411 281/2000 DoubleExponent-PT-200-LTLFireability-05 6373536 m, 17372 m/sec, 7051004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 365/411 285/2000 DoubleExponent-PT-200-LTLFireability-05 6461246 m, 17542 m/sec, 7148061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 370/411 289/2000 DoubleExponent-PT-200-LTLFireability-05 6549005 m, 17551 m/sec, 7245125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 375/411 293/2000 DoubleExponent-PT-200-LTLFireability-05 6636827 m, 17564 m/sec, 7342274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 380/411 296/2000 DoubleExponent-PT-200-LTLFireability-05 6715478 m, 15730 m/sec, 7429293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 385/411 300/2000 DoubleExponent-PT-200-LTLFireability-05 6800978 m, 17100 m/sec, 7523897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 390/411 304/2000 DoubleExponent-PT-200-LTLFireability-05 6887200 m, 17244 m/sec, 7619302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 395/411 307/2000 DoubleExponent-PT-200-LTLFireability-05 6973789 m, 17317 m/sec, 7715120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 400/411 311/2000 DoubleExponent-PT-200-LTLFireability-05 7058121 m, 16866 m/sec, 7808428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 405/411 315/2000 DoubleExponent-PT-200-LTLFireability-05 7144310 m, 17237 m/sec, 7903810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 601
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 410/411 318/2000 DoubleExponent-PT-200-LTLFireability-05 7231396 m, 17417 m/sec, 8000175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 24 (type EXCL) for DoubleExponent-PT-200-LTLFireability-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 9 DoubleExponent-PT-200-LTLFireability-03
[[35mlola[0m][I] time limit : 411 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 DoubleExponent-PT-200-LTLFireability-05
[[35mlola[0m][I] time limit : 2877 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 5/411 2/2000 DoubleExponent-PT-200-LTLFireability-03 59639 m, 11927 m/sec, 65881 t fired, .
[[35mlola[0m][.] 24 LTL EXCL 5/2877 3/5 DoubleExponent-PT-200-LTLFireability-05 57065 m, -1434866 m/sec, 63080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 10/411 4/2000 DoubleExponent-PT-200-LTLFireability-03 120838 m, 12239 m/sec, 133584 t fired, .
[[35mlola[0m][.] 24 LTL EXCL 10/359 5/5 DoubleExponent-PT-200-LTLFireability-05 111659 m, 10918 m/sec, 123497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 24 (type EXCL) for DoubleExponent-PT-200-LTLFireability-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 15/411 5/2000 DoubleExponent-PT-200-LTLFireability-03 178635 m, 11559 m/sec, 197543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 20/411 7/2000 DoubleExponent-PT-200-LTLFireability-03 267531 m, 17779 m/sec, 295915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 25/411 9/2000 DoubleExponent-PT-200-LTLFireability-03 357226 m, 17939 m/sec, 395096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 30/411 11/2000 DoubleExponent-PT-200-LTLFireability-03 434893 m, 15533 m/sec, 481023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 35/411 13/2000 DoubleExponent-PT-200-LTLFireability-03 518737 m, 16768 m/sec, 573834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 40/411 16/2000 DoubleExponent-PT-200-LTLFireability-03 606687 m, 17590 m/sec, 671067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 655
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 45/411 17/2000 DoubleExponent-PT-200-LTLFireability-03 670936 m, 12849 m/sec, 742154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 50/411 19/2000 DoubleExponent-PT-200-LTLFireability-03 729126 m, 11638 m/sec, 806561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 55/411 21/2000 DoubleExponent-PT-200-LTLFireability-03 804113 m, 14997 m/sec, 889547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 60/411 22/2000 DoubleExponent-PT-200-LTLFireability-03 874987 m, 14174 m/sec, 967889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 65/411 24/2000 DoubleExponent-PT-200-LTLFireability-03 944261 m, 13854 m/sec, 1044533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 70/411 26/2000 DoubleExponent-PT-200-LTLFireability-03 1006148 m, 12377 m/sec, 1113012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 75/411 28/2000 DoubleExponent-PT-200-LTLFireability-03 1078552 m, 14480 m/sec, 1193114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 80/411 30/2000 DoubleExponent-PT-200-LTLFireability-03 1161403 m, 16570 m/sec, 1284735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 85/411 32/2000 DoubleExponent-PT-200-LTLFireability-03 1241394 m, 15998 m/sec, 1373254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 90/411 34/2000 DoubleExponent-PT-200-LTLFireability-03 1330561 m, 17833 m/sec, 1471935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 95/411 36/2000 DoubleExponent-PT-200-LTLFireability-03 1411300 m, 16147 m/sec, 1561252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 100/411 37/2000 DoubleExponent-PT-200-LTLFireability-03 1455492 m, 8838 m/sec, 1610090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 722
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 105/411 38/2000 DoubleExponent-PT-200-LTLFireability-03 1505624 m, 10026 m/sec, 1665539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 110/411 40/2000 DoubleExponent-PT-200-LTLFireability-03 1594181 m, 17711 m/sec, 1763565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 734
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 115/411 43/2000 DoubleExponent-PT-200-LTLFireability-03 1685801 m, 18324 m/sec, 1864952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 742
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 120/411 45/2000 DoubleExponent-PT-200-LTLFireability-03 1773286 m, 17497 m/sec, 1961676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 125/411 47/2000 DoubleExponent-PT-200-LTLFireability-03 1861753 m, 17693 m/sec, 2059563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 759
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 130/411 49/2000 DoubleExponent-PT-200-LTLFireability-03 1950084 m, 17666 m/sec, 2157312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 767
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 135/411 52/2000 DoubleExponent-PT-200-LTLFireability-03 2038571 m, 17697 m/sec, 2255155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 776
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 140/411 54/2000 DoubleExponent-PT-200-LTLFireability-03 2126538 m, 17593 m/sec, 2352498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 145/411 56/2000 DoubleExponent-PT-200-LTLFireability-03 2214840 m, 17660 m/sec, 2450180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 792
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 150/411 58/2000 DoubleExponent-PT-200-LTLFireability-03 2302768 m, 17585 m/sec, 2547438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 800
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 155/411 60/2000 DoubleExponent-PT-200-LTLFireability-03 2389877 m, 17421 m/sec, 2643808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 808
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 160/411 63/2000 DoubleExponent-PT-200-LTLFireability-03 2476172 m, 17259 m/sec, 2739318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 816
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 165/411 65/2000 DoubleExponent-PT-200-LTLFireability-03 2562609 m, 17287 m/sec, 2834929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 824
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 170/411 67/2000 DoubleExponent-PT-200-LTLFireability-03 2649194 m, 17317 m/sec, 2930694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 832
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 175/411 69/2000 DoubleExponent-PT-200-LTLFireability-03 2735592 m, 17279 m/sec, 3026301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 839
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 180/411 71/2000 DoubleExponent-PT-200-LTLFireability-03 2821238 m, 17129 m/sec, 3121074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 848
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 185/411 73/2000 DoubleExponent-PT-200-LTLFireability-03 2907803 m, 17313 m/sec, 3216791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 855
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 190/411 76/2000 DoubleExponent-PT-200-LTLFireability-03 2996195 m, 17678 m/sec, 3314601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 864
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 195/411 78/2000 DoubleExponent-PT-200-LTLFireability-03 3084660 m, 17693 m/sec, 3412472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 872
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 200/411 80/2000 DoubleExponent-PT-200-LTLFireability-03 3173053 m, 17678 m/sec, 3510241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 880
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 205/411 82/2000 DoubleExponent-PT-200-LTLFireability-03 3261612 m, 17711 m/sec, 3608224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 889
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 210/411 84/2000 DoubleExponent-PT-200-LTLFireability-03 3349873 m, 17652 m/sec, 3705897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 897
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 215/411 87/2000 DoubleExponent-PT-200-LTLFireability-03 3438252 m, 17675 m/sec, 3803678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 906
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 220/411 89/2000 DoubleExponent-PT-200-LTLFireability-03 3526476 m, 17644 m/sec, 3901242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 913
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 225/411 91/2000 DoubleExponent-PT-200-LTLFireability-03 3614429 m, 17590 m/sec, 3998565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 921
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 230/411 93/2000 DoubleExponent-PT-200-LTLFireability-03 3701057 m, 17325 m/sec, 4094420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 930
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 235/411 95/2000 DoubleExponent-PT-200-LTLFireability-03 3787268 m, 17242 m/sec, 4189748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 937
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 240/411 98/2000 DoubleExponent-PT-200-LTLFireability-03 3873395 m, 17225 m/sec, 4285045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 946
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 245/411 100/2000 DoubleExponent-PT-200-LTLFireability-03 3959677 m, 17256 m/sec, 4380530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 954
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 250/411 102/2000 DoubleExponent-PT-200-LTLFireability-03 4046457 m, 17356 m/sec, 4476579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 961
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 255/411 104/2000 DoubleExponent-PT-200-LTLFireability-03 4132625 m, 17233 m/sec, 4571841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 969
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 260/411 106/2000 DoubleExponent-PT-200-LTLFireability-03 4219474 m, 17369 m/sec, 4667920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 977
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 265/411 108/2000 DoubleExponent-PT-200-LTLFireability-03 4309026 m, 17910 m/sec, 4767044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 985
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 270/411 111/2000 DoubleExponent-PT-200-LTLFireability-03 4398457 m, 17886 m/sec, 4865955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 994
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 275/411 113/2000 DoubleExponent-PT-200-LTLFireability-03 4487923 m, 17893 m/sec, 4964943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 1002
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 280/411 115/2000 DoubleExponent-PT-200-LTLFireability-03 4576053 m, 17626 m/sec, 5062443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 1010
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 285/411 117/2000 DoubleExponent-PT-200-LTLFireability-03 4662258 m, 17241 m/sec, 5157822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 1018
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 290/411 119/2000 DoubleExponent-PT-200-LTLFireability-03 4748440 m, 17236 m/sec, 5253144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 1026
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 295/411 122/2000 DoubleExponent-PT-200-LTLFireability-03 4834495 m, 17211 m/sec, 5348193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 1035
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 300/411 124/2000 DoubleExponent-PT-200-LTLFireability-03 4920457 m, 17192 m/sec, 5443212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 1043
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 305/411 127/2000 DoubleExponent-PT-200-LTLFireability-03 5006301 m, 17168 m/sec, 5538123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 1051
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 310/411 129/2000 DoubleExponent-PT-200-LTLFireability-03 5092281 m, 17196 m/sec, 5633227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 1059
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 315/411 131/2000 DoubleExponent-PT-200-LTLFireability-03 5178149 m, 17173 m/sec, 5728156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 1067
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 320/411 133/2000 DoubleExponent-PT-200-LTLFireability-03 5264018 m, 17173 m/sec, 5823132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 1075
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 325/411 136/2000 DoubleExponent-PT-200-LTLFireability-03 5349850 m, 17166 m/sec, 5918051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 1084
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 330/411 138/2000 DoubleExponent-PT-200-LTLFireability-03 5435751 m, 17180 m/sec, 6013042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 1092
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 335/411 140/2000 DoubleExponent-PT-200-LTLFireability-03 5522042 m, 17258 m/sec, 6108512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 1099
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 340/411 142/2000 DoubleExponent-PT-200-LTLFireability-03 5609383 m, 17468 m/sec, 6205117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 1107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 345/411 145/2000 DoubleExponent-PT-200-LTLFireability-03 5698720 m, 17867 m/sec, 6303920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 1116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 350/411 147/2000 DoubleExponent-PT-200-LTLFireability-03 5787957 m, 17847 m/sec, 6402619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 1125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 355/411 149/2000 DoubleExponent-PT-200-LTLFireability-03 5877095 m, 17827 m/sec, 6501233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 1132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 360/411 152/2000 DoubleExponent-PT-200-LTLFireability-03 5966349 m, 17850 m/sec, 6599959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 1141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 365/411 154/2000 DoubleExponent-PT-200-LTLFireability-03 6042721 m, 15274 m/sec, 6684449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 1148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 370/411 155/2000 DoubleExponent-PT-200-LTLFireability-03 6101323 m, 11720 m/sec, 6749253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 1153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 375/411 157/2000 DoubleExponent-PT-200-LTLFireability-03 6186126 m, 16960 m/sec, 6843048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 1161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 380/411 159/2000 DoubleExponent-PT-200-LTLFireability-03 6270803 m, 16935 m/sec, 6936725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 1169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 386/411 160/2000 DoubleExponent-PT-200-LTLFireability-03 6304037 m, 6646 m/sec, 6973492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 1172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-12: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-03: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLFireability-11: CONJ 0 1 0 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 14 LTL EXCL 414/411 161/2000 DoubleExponent-PT-200-LTLFireability-03 6330941 m, 5380 m/sec, 7003255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 1175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 14 (type EXCL) for DoubleExponent-PT-200-LTLFireability-03 (local timeout)
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleExponent-PT-200"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleExponent-PT-200, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134500580"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleExponent-PT-200.tgz
mv DoubleExponent-PT-200 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;