About the Execution of LoLA for DoubleExponent-PT-200
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13971.972 | 3600000.00 | 13472232.00 | 980.80 | FFTT????F?TT?FF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134500579.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleExponent-PT-200, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134500579
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.9M
-rw-r--r-- 1 mcc users 7.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K May 19 07:09 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K May 19 15:47 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K May 19 07:17 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.1K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 89K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.8K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 19 07:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.5M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-00
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-01
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-02
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-03
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-04
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-05
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-06
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-07
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-08
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-09
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-10
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-11
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-12
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-13
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-14
FORMULA_NAME DoubleExponent-PT-200-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717053207155
FORMULA DoubleExponent-PT-200-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-200-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-200-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-200-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-200-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-200-LTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-200-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-200-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-200-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type CNST) for 53 DoubleExponent-PT-200-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 56 (type CNST) for DoubleExponent-PT-200-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-11: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-11: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 41 DoubleExponent-PT-200-LTLCardinality-11
[[35mlola[0m][I] time limit : 181 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 41 DoubleExponent-PT-200-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for DoubleExponent-PT-200-LTLCardinality-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 DoubleExponent-PT-200-LTLCardinality-05
[[35mlola[0m][I] time limit : 192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for DoubleExponent-PT-200-LTLCardinality-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 2/192 1/2000 DoubleExponent-PT-200-LTLCardinality-05 12543 m, 2508 m/sec, 14756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type FNDP) for 28 DoubleExponent-PT-200-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 28 DoubleExponent-PT-200-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type FNDP) for 25 DoubleExponent-PT-200-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 7/192 2/2000 DoubleExponent-PT-200-LTLCardinality-05 75760 m, 12643 m/sec, 89380 t fired, .
[[35mlola[0m][.] 66 EF FNDP 2/1632 0/5 DoubleExponent-PT-200-LTLCardinality-08 --
[[35mlola[0m][.] 67 EF STEQ 2/1632 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 2/1632 0/5 DoubleExponent-PT-200-LTLCardinality-07 --
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 12/192 3/2000 DoubleExponent-PT-200-LTLCardinality-05 137892 m, 12426 m/sec, 162695 t fired, .
[[35mlola[0m][.] 66 EF FNDP 7/1630 0/5 DoubleExponent-PT-200-LTLCardinality-08 2555 attempts, .
[[35mlola[0m][.] 67 EF STEQ 7/1630 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 7/1630 0/5 DoubleExponent-PT-200-LTLCardinality-07 1456 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 17/192 3/2000 DoubleExponent-PT-200-LTLCardinality-05 172997 m, 7021 m/sec, 204093 t fired, .
[[35mlola[0m][.] 66 EF FNDP 12/1625 0/5 DoubleExponent-PT-200-LTLCardinality-08 8094 attempts, .
[[35mlola[0m][.] 67 EF STEQ 12/1625 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 12/1625 0/5 DoubleExponent-PT-200-LTLCardinality-07 4751 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 22/192 4/2000 DoubleExponent-PT-200-LTLCardinality-05 212023 m, 7805 m/sec, 250164 t fired, .
[[35mlola[0m][.] 66 EF FNDP 17/1620 0/5 DoubleExponent-PT-200-LTLCardinality-08 12601 attempts, .
[[35mlola[0m][.] 67 EF STEQ 17/1620 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 17/1620 0/5 DoubleExponent-PT-200-LTLCardinality-07 7584 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 27/192 5/2000 DoubleExponent-PT-200-LTLCardinality-05 254112 m, 8417 m/sec, 299802 t fired, .
[[35mlola[0m][.] 66 EF FNDP 22/1610 0/5 DoubleExponent-PT-200-LTLCardinality-08 17623 attempts, .
[[35mlola[0m][.] 67 EF STEQ 22/1610 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 22/1610 0/5 DoubleExponent-PT-200-LTLCardinality-07 10723 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 32/192 7/2000 DoubleExponent-PT-200-LTLCardinality-05 393290 m, 27835 m/sec, 464060 t fired, .
[[35mlola[0m][.] 66 EF FNDP 27/1610 0/5 DoubleExponent-PT-200-LTLCardinality-08 31065 attempts, .
[[35mlola[0m][.] 67 EF STEQ 27/1610 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 27/1610 0/5 DoubleExponent-PT-200-LTLCardinality-07 19342 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 37/192 10/2000 DoubleExponent-PT-200-LTLCardinality-05 521793 m, 25700 m/sec, 615680 t fired, .
[[35mlola[0m][.] 66 EF FNDP 32/1605 0/5 DoubleExponent-PT-200-LTLCardinality-08 44564 attempts, .
[[35mlola[0m][.] 67 EF STEQ 32/1605 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 32/1605 0/5 DoubleExponent-PT-200-LTLCardinality-07 27628 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 42/192 12/2000 DoubleExponent-PT-200-LTLCardinality-05 652444 m, 26130 m/sec, 769862 t fired, .
[[35mlola[0m][.] 66 EF FNDP 37/1600 0/5 DoubleExponent-PT-200-LTLCardinality-08 58097 attempts, .
[[35mlola[0m][.] 67 EF STEQ 37/1600 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 37/1600 0/5 DoubleExponent-PT-200-LTLCardinality-07 36259 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 47/192 14/2000 DoubleExponent-PT-200-LTLCardinality-05 786482 m, 26807 m/sec, 928017 t fired, .
[[35mlola[0m][.] 66 EF FNDP 42/1595 0/5 DoubleExponent-PT-200-LTLCardinality-08 71870 attempts, .
[[35mlola[0m][.] 67 EF STEQ 42/1595 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 42/1595 0/5 DoubleExponent-PT-200-LTLCardinality-07 44636 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 52/192 16/2000 DoubleExponent-PT-200-LTLCardinality-05 924912 m, 27686 m/sec, 1091360 t fired, .
[[35mlola[0m][.] 66 EF FNDP 47/1590 0/5 DoubleExponent-PT-200-LTLCardinality-08 86101 attempts, .
[[35mlola[0m][.] 67 EF STEQ 47/1590 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 47/1590 0/5 DoubleExponent-PT-200-LTLCardinality-07 52820 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 57/192 19/2000 DoubleExponent-PT-200-LTLCardinality-05 1062808 m, 27579 m/sec, 1254111 t fired, .
[[35mlola[0m][.] 66 EF FNDP 52/1585 0/5 DoubleExponent-PT-200-LTLCardinality-08 100203 attempts, .
[[35mlola[0m][.] 67 EF STEQ 52/1585 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 52/1585 0/5 DoubleExponent-PT-200-LTLCardinality-07 61055 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 62/192 21/2000 DoubleExponent-PT-200-LTLCardinality-05 1202776 m, 27993 m/sec, 1419259 t fired, .
[[35mlola[0m][.] 66 EF FNDP 57/1580 0/5 DoubleExponent-PT-200-LTLCardinality-08 114523 attempts, .
[[35mlola[0m][.] 67 EF STEQ 57/1580 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 57/1580 0/5 DoubleExponent-PT-200-LTLCardinality-07 69260 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 67/192 24/2000 DoubleExponent-PT-200-LTLCardinality-05 1342619 m, 27968 m/sec, 1584304 t fired, .
[[35mlola[0m][.] 66 EF FNDP 62/1575 0/5 DoubleExponent-PT-200-LTLCardinality-08 128894 attempts, .
[[35mlola[0m][.] 67 EF STEQ 62/1575 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 62/1575 0/5 DoubleExponent-PT-200-LTLCardinality-07 77478 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 72/192 26/2000 DoubleExponent-PT-200-LTLCardinality-05 1474148 m, 26305 m/sec, 1739384 t fired, .
[[35mlola[0m][.] 66 EF FNDP 67/1570 0/5 DoubleExponent-PT-200-LTLCardinality-08 142416 attempts, .
[[35mlola[0m][.] 67 EF STEQ 67/1570 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 67/1570 0/5 DoubleExponent-PT-200-LTLCardinality-07 85828 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 77/192 29/2000 DoubleExponent-PT-200-LTLCardinality-05 1604249 m, 26020 m/sec, 1892883 t fired, .
[[35mlola[0m][.] 66 EF FNDP 72/1565 0/5 DoubleExponent-PT-200-LTLCardinality-08 155852 attempts, .
[[35mlola[0m][.] 67 EF STEQ 72/1565 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 72/1565 0/5 DoubleExponent-PT-200-LTLCardinality-07 94017 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 82/192 31/2000 DoubleExponent-PT-200-LTLCardinality-05 1734073 m, 25964 m/sec, 2046081 t fired, .
[[35mlola[0m][.] 66 EF FNDP 77/1560 0/5 DoubleExponent-PT-200-LTLCardinality-08 169300 attempts, .
[[35mlola[0m][.] 67 EF STEQ 77/1560 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 77/1560 0/5 DoubleExponent-PT-200-LTLCardinality-07 102157 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 87/192 33/2000 DoubleExponent-PT-200-LTLCardinality-05 1863669 m, 25919 m/sec, 2199014 t fired, .
[[35mlola[0m][.] 66 EF FNDP 82/1555 0/5 DoubleExponent-PT-200-LTLCardinality-08 182621 attempts, .
[[35mlola[0m][.] 67 EF STEQ 82/1555 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 82/1555 0/5 DoubleExponent-PT-200-LTLCardinality-07 110257 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 92/192 36/2000 DoubleExponent-PT-200-LTLCardinality-05 1994347 m, 26135 m/sec, 2353227 t fired, .
[[35mlola[0m][.] 66 EF FNDP 87/1550 0/5 DoubleExponent-PT-200-LTLCardinality-08 196137 attempts, .
[[35mlola[0m][.] 67 EF STEQ 87/1550 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 87/1550 0/5 DoubleExponent-PT-200-LTLCardinality-07 118395 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 97/192 38/2000 DoubleExponent-PT-200-LTLCardinality-05 2125618 m, 26254 m/sec, 2508169 t fired, .
[[35mlola[0m][.] 66 EF FNDP 92/1545 0/5 DoubleExponent-PT-200-LTLCardinality-08 209798 attempts, .
[[35mlola[0m][.] 67 EF STEQ 92/1545 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 92/1545 0/5 DoubleExponent-PT-200-LTLCardinality-07 126631 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 102/192 40/2000 DoubleExponent-PT-200-LTLCardinality-05 2256646 m, 26205 m/sec, 2662795 t fired, .
[[35mlola[0m][.] 66 EF FNDP 97/1540 0/5 DoubleExponent-PT-200-LTLCardinality-08 223324 attempts, .
[[35mlola[0m][.] 67 EF STEQ 97/1540 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 97/1540 0/5 DoubleExponent-PT-200-LTLCardinality-07 134780 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 107/192 42/2000 DoubleExponent-PT-200-LTLCardinality-05 2388072 m, 26285 m/sec, 2817929 t fired, .
[[35mlola[0m][.] 66 EF FNDP 102/1535 0/5 DoubleExponent-PT-200-LTLCardinality-08 236917 attempts, .
[[35mlola[0m][.] 67 EF STEQ 102/1535 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 102/1535 0/5 DoubleExponent-PT-200-LTLCardinality-07 143030 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 112/192 45/2000 DoubleExponent-PT-200-LTLCardinality-05 2518481 m, 26081 m/sec, 2971817 t fired, .
[[35mlola[0m][.] 66 EF FNDP 107/1530 0/5 DoubleExponent-PT-200-LTLCardinality-08 250441 attempts, .
[[35mlola[0m][.] 67 EF STEQ 107/1530 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 107/1530 0/5 DoubleExponent-PT-200-LTLCardinality-07 151166 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 117/192 47/2000 DoubleExponent-PT-200-LTLCardinality-05 2648660 m, 26035 m/sec, 3125484 t fired, .
[[35mlola[0m][.] 66 EF FNDP 112/1525 0/5 DoubleExponent-PT-200-LTLCardinality-08 263953 attempts, .
[[35mlola[0m][.] 67 EF STEQ 112/1525 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 112/1525 0/5 DoubleExponent-PT-200-LTLCardinality-07 159278 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 122/192 49/2000 DoubleExponent-PT-200-LTLCardinality-05 2785472 m, 27362 m/sec, 3286986 t fired, .
[[35mlola[0m][.] 66 EF FNDP 117/1520 0/5 DoubleExponent-PT-200-LTLCardinality-08 274423 attempts, .
[[35mlola[0m][.] 67 EF STEQ 117/1520 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 117/1520 0/5 DoubleExponent-PT-200-LTLCardinality-07 165163 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 127/192 51/2000 DoubleExponent-PT-200-LTLCardinality-05 2924997 m, 27905 m/sec, 3451641 t fired, .
[[35mlola[0m][.] 66 EF FNDP 122/1515 0/5 DoubleExponent-PT-200-LTLCardinality-08 281794 attempts, .
[[35mlola[0m][.] 67 EF STEQ 122/1515 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 122/1515 0/5 DoubleExponent-PT-200-LTLCardinality-07 169879 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 132/192 54/2000 DoubleExponent-PT-200-LTLCardinality-05 3064570 m, 27914 m/sec, 3616406 t fired, .
[[35mlola[0m][.] 66 EF FNDP 127/1510 0/5 DoubleExponent-PT-200-LTLCardinality-08 288669 attempts, .
[[35mlola[0m][.] 67 EF STEQ 127/1510 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 127/1510 0/5 DoubleExponent-PT-200-LTLCardinality-07 176448 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 137/192 56/2000 DoubleExponent-PT-200-LTLCardinality-05 3204661 m, 28018 m/sec, 3781783 t fired, .
[[35mlola[0m][.] 66 EF FNDP 132/1505 0/5 DoubleExponent-PT-200-LTLCardinality-08 295634 attempts, .
[[35mlola[0m][.] 67 EF STEQ 132/1505 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 132/1505 0/5 DoubleExponent-PT-200-LTLCardinality-07 184697 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 142/192 58/2000 DoubleExponent-PT-200-LTLCardinality-05 3336473 m, 26362 m/sec, 3937348 t fired, .
[[35mlola[0m][.] 66 EF FNDP 137/1500 0/5 DoubleExponent-PT-200-LTLCardinality-08 306674 attempts, .
[[35mlola[0m][.] 67 EF STEQ 137/1500 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 137/1500 0/5 DoubleExponent-PT-200-LTLCardinality-07 193184 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 147/192 61/2000 DoubleExponent-PT-200-LTLCardinality-05 3469804 m, 26666 m/sec, 4094730 t fired, .
[[35mlola[0m][.] 66 EF FNDP 142/1495 0/5 DoubleExponent-PT-200-LTLCardinality-08 315458 attempts, .
[[35mlola[0m][.] 67 EF STEQ 142/1495 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 142/1495 0/5 DoubleExponent-PT-200-LTLCardinality-07 201732 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 152/192 63/2000 DoubleExponent-PT-200-LTLCardinality-05 3609197 m, 27878 m/sec, 4259268 t fired, .
[[35mlola[0m][.] 66 EF FNDP 147/1490 0/5 DoubleExponent-PT-200-LTLCardinality-08 323385 attempts, .
[[35mlola[0m][.] 67 EF STEQ 147/1490 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 147/1490 0/5 DoubleExponent-PT-200-LTLCardinality-07 209355 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 157/192 65/2000 DoubleExponent-PT-200-LTLCardinality-05 3748990 m, 27958 m/sec, 4424296 t fired, .
[[35mlola[0m][.] 66 EF FNDP 152/1485 0/5 DoubleExponent-PT-200-LTLCardinality-08 330234 attempts, .
[[35mlola[0m][.] 67 EF STEQ 152/1485 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 152/1485 0/5 DoubleExponent-PT-200-LTLCardinality-07 217593 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 162/192 68/2000 DoubleExponent-PT-200-LTLCardinality-05 3888975 m, 27997 m/sec, 4589510 t fired, .
[[35mlola[0m][.] 66 EF FNDP 157/1480 0/5 DoubleExponent-PT-200-LTLCardinality-08 339287 attempts, .
[[35mlola[0m][.] 67 EF STEQ 157/1480 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 157/1480 0/5 DoubleExponent-PT-200-LTLCardinality-07 224544 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 167/192 70/2000 DoubleExponent-PT-200-LTLCardinality-05 4028139 m, 27832 m/sec, 4753767 t fired, .
[[35mlola[0m][.] 66 EF FNDP 162/1475 0/5 DoubleExponent-PT-200-LTLCardinality-08 353207 attempts, .
[[35mlola[0m][.] 67 EF STEQ 162/1475 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 162/1475 0/5 DoubleExponent-PT-200-LTLCardinality-07 228584 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 172/192 72/2000 DoubleExponent-PT-200-LTLCardinality-05 4167229 m, 27818 m/sec, 4917967 t fired, .
[[35mlola[0m][.] 66 EF FNDP 167/1470 0/5 DoubleExponent-PT-200-LTLCardinality-08 364313 attempts, .
[[35mlola[0m][.] 67 EF STEQ 167/1470 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 167/1470 0/5 DoubleExponent-PT-200-LTLCardinality-07 234273 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 177/192 75/2000 DoubleExponent-PT-200-LTLCardinality-05 4306403 m, 27834 m/sec, 5082262 t fired, .
[[35mlola[0m][.] 66 EF FNDP 172/1465 0/5 DoubleExponent-PT-200-LTLCardinality-08 378272 attempts, .
[[35mlola[0m][.] 67 EF STEQ 172/1465 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 172/1465 0/5 DoubleExponent-PT-200-LTLCardinality-07 238352 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 182/192 77/2000 DoubleExponent-PT-200-LTLCardinality-05 4442403 m, 27200 m/sec, 5242792 t fired, .
[[35mlola[0m][.] 66 EF FNDP 177/1460 0/5 DoubleExponent-PT-200-LTLCardinality-08 391783 attempts, .
[[35mlola[0m][.] 67 EF STEQ 177/1460 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 177/1460 0/5 DoubleExponent-PT-200-LTLCardinality-07 243074 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 187/192 79/2000 DoubleExponent-PT-200-LTLCardinality-05 4576035 m, 26726 m/sec, 5400506 t fired, .
[[35mlola[0m][.] 66 EF FNDP 182/1455 0/5 DoubleExponent-PT-200-LTLCardinality-08 406170 attempts, .
[[35mlola[0m][.] 67 EF STEQ 182/1455 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 182/1455 0/5 DoubleExponent-PT-200-LTLCardinality-07 247335 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 192/192 81/2000 DoubleExponent-PT-200-LTLCardinality-05 4712305 m, 27254 m/sec, 5561355 t fired, .
[[35mlola[0m][.] 66 EF FNDP 187/1450 0/5 DoubleExponent-PT-200-LTLCardinality-08 420437 attempts, .
[[35mlola[0m][.] 67 EF STEQ 187/1450 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 187/1450 0/5 DoubleExponent-PT-200-LTLCardinality-07 251467 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 20 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-05 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-14: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF FNDP 192/1445 0/5 DoubleExponent-PT-200-LTLCardinality-08 434509 attempts, .
[[35mlola[0m][.] 67 EF STEQ 192/1445 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 192/1445 0/5 DoubleExponent-PT-200-LTLCardinality-07 257635 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DoubleExponent-PT-200-LTLCardinality-14
[[35mlola[0m][I] time limit : 192 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 DoubleExponent-PT-200-LTLCardinality-13
[[35mlola[0m][I] time limit : 204 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 DoubleExponent-PT-200-LTLCardinality-10
[[35mlola[0m][I] time limit : 219 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 DoubleExponent-PT-200-LTLCardinality-09
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/236 5/2000 DoubleExponent-PT-200-LTLCardinality-09 91132 m, 18226 m/sec, 100772 t fired, .
[[35mlola[0m][.] 66 EF FNDP 197/1440 0/5 DoubleExponent-PT-200-LTLCardinality-08 448772 attempts, .
[[35mlola[0m][.] 67 EF STEQ 197/1440 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 197/1440 0/5 DoubleExponent-PT-200-LTLCardinality-07 266037 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 10/236 9/2000 DoubleExponent-PT-200-LTLCardinality-09 183156 m, 18404 m/sec, 202567 t fired, .
[[35mlola[0m][.] 66 EF FNDP 202/1435 0/5 DoubleExponent-PT-200-LTLCardinality-08 463059 attempts, .
[[35mlola[0m][.] 67 EF STEQ 202/1435 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 202/1435 0/5 DoubleExponent-PT-200-LTLCardinality-07 274382 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 15/236 13/2000 DoubleExponent-PT-200-LTLCardinality-09 275429 m, 18454 m/sec, 304691 t fired, .
[[35mlola[0m][.] 66 EF FNDP 207/1430 0/5 DoubleExponent-PT-200-LTLCardinality-08 477512 attempts, .
[[35mlola[0m][.] 67 EF STEQ 207/1430 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 207/1430 0/5 DoubleExponent-PT-200-LTLCardinality-07 282725 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 20/236 17/2000 DoubleExponent-PT-200-LTLCardinality-09 367726 m, 18459 m/sec, 406765 t fired, .
[[35mlola[0m][.] 66 EF FNDP 212/1425 0/5 DoubleExponent-PT-200-LTLCardinality-08 491906 attempts, .
[[35mlola[0m][.] 67 EF STEQ 212/1425 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 212/1425 0/5 DoubleExponent-PT-200-LTLCardinality-07 291025 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 25/236 21/2000 DoubleExponent-PT-200-LTLCardinality-09 460653 m, 18585 m/sec, 509562 t fired, .
[[35mlola[0m][.] 66 EF FNDP 217/1420 0/5 DoubleExponent-PT-200-LTLCardinality-08 506363 attempts, .
[[35mlola[0m][.] 67 EF STEQ 217/1420 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 217/1420 0/5 DoubleExponent-PT-200-LTLCardinality-07 299261 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 30/236 25/2000 DoubleExponent-PT-200-LTLCardinality-09 553668 m, 18603 m/sec, 612504 t fired, .
[[35mlola[0m][.] 66 EF FNDP 222/1415 0/5 DoubleExponent-PT-200-LTLCardinality-08 520849 attempts, .
[[35mlola[0m][.] 67 EF STEQ 222/1415 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 222/1415 0/5 DoubleExponent-PT-200-LTLCardinality-07 307600 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 35/236 29/2000 DoubleExponent-PT-200-LTLCardinality-09 646866 m, 18639 m/sec, 715588 t fired, .
[[35mlola[0m][.] 66 EF FNDP 227/1410 0/5 DoubleExponent-PT-200-LTLCardinality-08 535282 attempts, .
[[35mlola[0m][.] 67 EF STEQ 227/1410 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 227/1410 0/5 DoubleExponent-PT-200-LTLCardinality-07 315959 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 40/236 33/2000 DoubleExponent-PT-200-LTLCardinality-09 739903 m, 18607 m/sec, 818495 t fired, .
[[35mlola[0m][.] 66 EF FNDP 232/1405 0/5 DoubleExponent-PT-200-LTLCardinality-08 549841 attempts, .
[[35mlola[0m][.] 67 EF STEQ 232/1405 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 232/1405 0/5 DoubleExponent-PT-200-LTLCardinality-07 324257 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 45/236 37/2000 DoubleExponent-PT-200-LTLCardinality-09 832950 m, 18609 m/sec, 921468 t fired, .
[[35mlola[0m][.] 66 EF FNDP 237/1400 0/5 DoubleExponent-PT-200-LTLCardinality-08 564342 attempts, .
[[35mlola[0m][.] 67 EF STEQ 237/1400 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 237/1400 0/5 DoubleExponent-PT-200-LTLCardinality-07 332561 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 50/236 41/2000 DoubleExponent-PT-200-LTLCardinality-09 925611 m, 18532 m/sec, 1023947 t fired, .
[[35mlola[0m][.] 66 EF FNDP 242/1395 0/5 DoubleExponent-PT-200-LTLCardinality-08 578799 attempts, .
[[35mlola[0m][.] 67 EF STEQ 242/1395 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 242/1395 0/5 DoubleExponent-PT-200-LTLCardinality-07 340850 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 55/236 45/2000 DoubleExponent-PT-200-LTLCardinality-09 1017973 m, 18472 m/sec, 1126118 t fired, .
[[35mlola[0m][.] 66 EF FNDP 247/1390 0/5 DoubleExponent-PT-200-LTLCardinality-08 593107 attempts, .
[[35mlola[0m][.] 67 EF STEQ 247/1390 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 247/1390 0/5 DoubleExponent-PT-200-LTLCardinality-07 349076 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 60/236 49/2000 DoubleExponent-PT-200-LTLCardinality-09 1109701 m, 18345 m/sec, 1227621 t fired, .
[[35mlola[0m][.] 66 EF FNDP 252/1385 0/5 DoubleExponent-PT-200-LTLCardinality-08 607436 attempts, .
[[35mlola[0m][.] 67 EF STEQ 252/1385 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 252/1385 0/5 DoubleExponent-PT-200-LTLCardinality-07 357334 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 65/236 53/2000 DoubleExponent-PT-200-LTLCardinality-09 1200307 m, 18121 m/sec, 1327850 t fired, .
[[35mlola[0m][.] 66 EF FNDP 257/1380 0/5 DoubleExponent-PT-200-LTLCardinality-08 621477 attempts, .
[[35mlola[0m][.] 67 EF STEQ 257/1380 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 257/1380 0/5 DoubleExponent-PT-200-LTLCardinality-07 365659 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 70/236 57/2000 DoubleExponent-PT-200-LTLCardinality-09 1291450 m, 18228 m/sec, 1428677 t fired, .
[[35mlola[0m][.] 66 EF FNDP 262/1375 0/5 DoubleExponent-PT-200-LTLCardinality-08 635671 attempts, .
[[35mlola[0m][.] 67 EF STEQ 262/1375 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 262/1375 0/5 DoubleExponent-PT-200-LTLCardinality-07 373998 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 75/236 61/2000 DoubleExponent-PT-200-LTLCardinality-09 1381960 m, 18102 m/sec, 1528810 t fired, .
[[35mlola[0m][.] 66 EF FNDP 267/1370 0/5 DoubleExponent-PT-200-LTLCardinality-08 649704 attempts, .
[[35mlola[0m][.] 67 EF STEQ 267/1370 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 267/1370 0/5 DoubleExponent-PT-200-LTLCardinality-07 382310 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 80/236 65/2000 DoubleExponent-PT-200-LTLCardinality-09 1472085 m, 18025 m/sec, 1628518 t fired, .
[[35mlola[0m][.] 66 EF FNDP 272/1365 0/5 DoubleExponent-PT-200-LTLCardinality-08 663808 attempts, .
[[35mlola[0m][.] 67 EF STEQ 272/1365 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 272/1365 0/5 DoubleExponent-PT-200-LTLCardinality-07 390590 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 85/236 69/2000 DoubleExponent-PT-200-LTLCardinality-09 1562027 m, 17988 m/sec, 1728050 t fired, .
[[35mlola[0m][.] 66 EF FNDP 277/1360 0/5 DoubleExponent-PT-200-LTLCardinality-08 677803 attempts, .
[[35mlola[0m][.] 67 EF STEQ 277/1360 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 277/1360 0/5 DoubleExponent-PT-200-LTLCardinality-07 398901 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 90/236 73/2000 DoubleExponent-PT-200-LTLCardinality-09 1652148 m, 18024 m/sec, 1827728 t fired, .
[[35mlola[0m][.] 66 EF FNDP 282/1355 0/5 DoubleExponent-PT-200-LTLCardinality-08 691869 attempts, .
[[35mlola[0m][.] 67 EF STEQ 282/1355 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 282/1355 0/5 DoubleExponent-PT-200-LTLCardinality-07 407199 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 95/236 77/2000 DoubleExponent-PT-200-LTLCardinality-09 1742295 m, 18029 m/sec, 1927444 t fired, .
[[35mlola[0m][.] 66 EF FNDP 287/1350 0/5 DoubleExponent-PT-200-LTLCardinality-08 705958 attempts, .
[[35mlola[0m][.] 67 EF STEQ 287/1350 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 287/1350 0/5 DoubleExponent-PT-200-LTLCardinality-07 415471 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 100/236 81/2000 DoubleExponent-PT-200-LTLCardinality-09 1832411 m, 18023 m/sec, 2027156 t fired, .
[[35mlola[0m][.] 66 EF FNDP 292/1345 0/5 DoubleExponent-PT-200-LTLCardinality-08 719867 attempts, .
[[35mlola[0m][.] 67 EF STEQ 292/1345 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 292/1345 0/5 DoubleExponent-PT-200-LTLCardinality-07 423776 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 105/236 85/2000 DoubleExponent-PT-200-LTLCardinality-09 1922585 m, 18034 m/sec, 2126912 t fired, .
[[35mlola[0m][.] 66 EF FNDP 297/1340 0/5 DoubleExponent-PT-200-LTLCardinality-08 733955 attempts, .
[[35mlola[0m][.] 67 EF STEQ 297/1340 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 297/1340 0/5 DoubleExponent-PT-200-LTLCardinality-07 431995 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 110/236 89/2000 DoubleExponent-PT-200-LTLCardinality-09 2012398 m, 17962 m/sec, 2226290 t fired, .
[[35mlola[0m][.] 66 EF FNDP 302/1335 0/5 DoubleExponent-PT-200-LTLCardinality-08 747997 attempts, .
[[35mlola[0m][.] 67 EF STEQ 302/1335 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 302/1335 0/5 DoubleExponent-PT-200-LTLCardinality-07 440377 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 115/236 93/2000 DoubleExponent-PT-200-LTLCardinality-09 2102900 m, 18100 m/sec, 2326409 t fired, .
[[35mlola[0m][.] 66 EF FNDP 307/1330 0/5 DoubleExponent-PT-200-LTLCardinality-08 762168 attempts, .
[[35mlola[0m][.] 67 EF STEQ 307/1330 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 307/1330 0/5 DoubleExponent-PT-200-LTLCardinality-07 448685 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 120/236 97/2000 DoubleExponent-PT-200-LTLCardinality-09 2192817 m, 17983 m/sec, 2425904 t fired, .
[[35mlola[0m][.] 66 EF FNDP 312/1325 0/5 DoubleExponent-PT-200-LTLCardinality-08 776241 attempts, .
[[35mlola[0m][.] 67 EF STEQ 312/1325 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 312/1325 0/5 DoubleExponent-PT-200-LTLCardinality-07 456991 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 125/236 101/2000 DoubleExponent-PT-200-LTLCardinality-09 2282778 m, 17992 m/sec, 2525415 t fired, .
[[35mlola[0m][.] 66 EF FNDP 317/1320 0/5 DoubleExponent-PT-200-LTLCardinality-08 790273 attempts, .
[[35mlola[0m][.] 67 EF STEQ 317/1320 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 317/1320 0/5 DoubleExponent-PT-200-LTLCardinality-07 465330 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 130/236 105/2000 DoubleExponent-PT-200-LTLCardinality-09 2372484 m, 17941 m/sec, 2624647 t fired, .
[[35mlola[0m][.] 66 EF FNDP 322/1315 0/5 DoubleExponent-PT-200-LTLCardinality-08 804304 attempts, .
[[35mlola[0m][.] 67 EF STEQ 322/1315 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 322/1315 0/5 DoubleExponent-PT-200-LTLCardinality-07 473624 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 135/236 109/2000 DoubleExponent-PT-200-LTLCardinality-09 2462076 m, 17918 m/sec, 2723651 t fired, .
[[35mlola[0m][.] 66 EF FNDP 327/1310 0/5 DoubleExponent-PT-200-LTLCardinality-08 818334 attempts, .
[[35mlola[0m][.] 67 EF STEQ 327/1310 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 327/1310 0/5 DoubleExponent-PT-200-LTLCardinality-07 481916 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 140/236 114/2000 DoubleExponent-PT-200-LTLCardinality-09 2552394 m, 18063 m/sec, 2823528 t fired, .
[[35mlola[0m][.] 66 EF FNDP 332/1305 0/5 DoubleExponent-PT-200-LTLCardinality-08 832585 attempts, .
[[35mlola[0m][.] 67 EF STEQ 332/1305 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 332/1305 0/5 DoubleExponent-PT-200-LTLCardinality-07 490191 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 145/236 118/2000 DoubleExponent-PT-200-LTLCardinality-09 2642472 m, 18015 m/sec, 2923143 t fired, .
[[35mlola[0m][.] 66 EF FNDP 337/1300 0/5 DoubleExponent-PT-200-LTLCardinality-08 846636 attempts, .
[[35mlola[0m][.] 67 EF STEQ 337/1300 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 337/1300 0/5 DoubleExponent-PT-200-LTLCardinality-07 498546 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 150/236 122/2000 DoubleExponent-PT-200-LTLCardinality-09 2731815 m, 17868 m/sec, 3021947 t fired, .
[[35mlola[0m][.] 66 EF FNDP 342/1295 0/5 DoubleExponent-PT-200-LTLCardinality-08 860568 attempts, .
[[35mlola[0m][.] 67 EF STEQ 342/1295 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 342/1295 0/5 DoubleExponent-PT-200-LTLCardinality-07 506889 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 155/236 126/2000 DoubleExponent-PT-200-LTLCardinality-09 2821518 m, 17940 m/sec, 3121166 t fired, .
[[35mlola[0m][.] 66 EF FNDP 347/1290 0/5 DoubleExponent-PT-200-LTLCardinality-08 874659 attempts, .
[[35mlola[0m][.] 67 EF STEQ 347/1290 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 347/1290 0/5 DoubleExponent-PT-200-LTLCardinality-07 515249 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 160/236 130/2000 DoubleExponent-PT-200-LTLCardinality-09 2910930 m, 17882 m/sec, 3220062 t fired, .
[[35mlola[0m][.] 66 EF FNDP 352/1285 0/5 DoubleExponent-PT-200-LTLCardinality-08 888774 attempts, .
[[35mlola[0m][.] 67 EF STEQ 352/1285 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 352/1285 0/5 DoubleExponent-PT-200-LTLCardinality-07 523574 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 165/236 134/2000 DoubleExponent-PT-200-LTLCardinality-09 3000843 m, 17982 m/sec, 3319531 t fired, .
[[35mlola[0m][.] 66 EF FNDP 357/1280 0/5 DoubleExponent-PT-200-LTLCardinality-08 902918 attempts, .
[[35mlola[0m][.] 67 EF STEQ 357/1280 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 357/1280 0/5 DoubleExponent-PT-200-LTLCardinality-07 531909 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 170/236 138/2000 DoubleExponent-PT-200-LTLCardinality-09 3089761 m, 17783 m/sec, 3417875 t fired, .
[[35mlola[0m][.] 66 EF FNDP 362/1275 0/5 DoubleExponent-PT-200-LTLCardinality-08 916972 attempts, .
[[35mlola[0m][.] 67 EF STEQ 362/1275 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 362/1275 0/5 DoubleExponent-PT-200-LTLCardinality-07 540197 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 175/236 142/2000 DoubleExponent-PT-200-LTLCardinality-09 3178442 m, 17736 m/sec, 3515978 t fired, .
[[35mlola[0m][.] 66 EF FNDP 367/1270 0/5 DoubleExponent-PT-200-LTLCardinality-08 931073 attempts, .
[[35mlola[0m][.] 67 EF STEQ 367/1270 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 367/1270 0/5 DoubleExponent-PT-200-LTLCardinality-07 548585 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 180/236 146/2000 DoubleExponent-PT-200-LTLCardinality-09 3267196 m, 17750 m/sec, 3614177 t fired, .
[[35mlola[0m][.] 66 EF FNDP 372/1265 0/5 DoubleExponent-PT-200-LTLCardinality-08 945352 attempts, .
[[35mlola[0m][.] 67 EF STEQ 372/1265 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 372/1265 0/5 DoubleExponent-PT-200-LTLCardinality-07 556995 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 185/236 150/2000 DoubleExponent-PT-200-LTLCardinality-09 3355730 m, 17706 m/sec, 3712091 t fired, .
[[35mlola[0m][.] 66 EF FNDP 377/1260 0/5 DoubleExponent-PT-200-LTLCardinality-08 959482 attempts, .
[[35mlola[0m][.] 67 EF STEQ 377/1260 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 377/1260 0/5 DoubleExponent-PT-200-LTLCardinality-07 565282 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 190/236 154/2000 DoubleExponent-PT-200-LTLCardinality-09 3444414 m, 17736 m/sec, 3810200 t fired, .
[[35mlola[0m][.] 66 EF FNDP 382/1255 0/5 DoubleExponent-PT-200-LTLCardinality-08 973574 attempts, .
[[35mlola[0m][.] 67 EF STEQ 382/1255 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 382/1255 0/5 DoubleExponent-PT-200-LTLCardinality-07 573647 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 195/236 158/2000 DoubleExponent-PT-200-LTLCardinality-09 3532842 m, 17685 m/sec, 3908025 t fired, .
[[35mlola[0m][.] 66 EF FNDP 387/1250 0/5 DoubleExponent-PT-200-LTLCardinality-08 987720 attempts, .
[[35mlola[0m][.] 67 EF STEQ 387/1250 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 387/1250 0/5 DoubleExponent-PT-200-LTLCardinality-07 581936 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 200/236 162/2000 DoubleExponent-PT-200-LTLCardinality-09 3621108 m, 17653 m/sec, 4005699 t fired, .
[[35mlola[0m][.] 66 EF FNDP 392/1245 0/5 DoubleExponent-PT-200-LTLCardinality-08 1001821 attempts, .
[[35mlola[0m][.] 67 EF STEQ 392/1245 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 392/1245 0/5 DoubleExponent-PT-200-LTLCardinality-07 590172 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 205/236 166/2000 DoubleExponent-PT-200-LTLCardinality-09 3709974 m, 17773 m/sec, 4103990 t fired, .
[[35mlola[0m][.] 66 EF FNDP 397/1240 0/5 DoubleExponent-PT-200-LTLCardinality-08 1015843 attempts, .
[[35mlola[0m][.] 67 EF STEQ 397/1240 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 397/1240 0/5 DoubleExponent-PT-200-LTLCardinality-07 598510 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 210/236 170/2000 DoubleExponent-PT-200-LTLCardinality-09 3798453 m, 17695 m/sec, 4201870 t fired, .
[[35mlola[0m][.] 66 EF FNDP 402/1235 0/5 DoubleExponent-PT-200-LTLCardinality-08 1029941 attempts, .
[[35mlola[0m][.] 67 EF STEQ 402/1235 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 402/1235 0/5 DoubleExponent-PT-200-LTLCardinality-07 606879 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 215/236 174/2000 DoubleExponent-PT-200-LTLCardinality-09 3887743 m, 17858 m/sec, 4300655 t fired, .
[[35mlola[0m][.] 66 EF FNDP 407/1230 0/5 DoubleExponent-PT-200-LTLCardinality-08 1044075 attempts, .
[[35mlola[0m][.] 67 EF STEQ 407/1230 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 407/1230 0/5 DoubleExponent-PT-200-LTLCardinality-07 615238 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 220/236 177/2000 DoubleExponent-PT-200-LTLCardinality-09 3977406 m, 17932 m/sec, 4399862 t fired, .
[[35mlola[0m][.] 66 EF FNDP 412/1225 0/5 DoubleExponent-PT-200-LTLCardinality-08 1058220 attempts, .
[[35mlola[0m][.] 67 EF STEQ 412/1225 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 412/1225 0/5 DoubleExponent-PT-200-LTLCardinality-07 623515 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 225/236 181/2000 DoubleExponent-PT-200-LTLCardinality-09 4066682 m, 17855 m/sec, 4498645 t fired, .
[[35mlola[0m][.] 66 EF FNDP 417/1220 0/5 DoubleExponent-PT-200-LTLCardinality-08 1072276 attempts, .
[[35mlola[0m][.] 67 EF STEQ 417/1220 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 417/1220 0/5 DoubleExponent-PT-200-LTLCardinality-07 631853 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 230/236 185/2000 DoubleExponent-PT-200-LTLCardinality-09 4156181 m, 17899 m/sec, 4597669 t fired, .
[[35mlola[0m][.] 66 EF FNDP 422/1215 0/5 DoubleExponent-PT-200-LTLCardinality-08 1086342 attempts, .
[[35mlola[0m][.] 67 EF STEQ 422/1215 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 422/1215 0/5 DoubleExponent-PT-200-LTLCardinality-07 640211 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 235/236 189/2000 DoubleExponent-PT-200-LTLCardinality-09 4245419 m, 17847 m/sec, 4696370 t fired, .
[[35mlola[0m][.] 66 EF FNDP 427/1210 0/5 DoubleExponent-PT-200-LTLCardinality-08 1100333 attempts, .
[[35mlola[0m][.] 67 EF STEQ 427/1210 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 427/1210 0/5 DoubleExponent-PT-200-LTLCardinality-07 648466 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 36 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF FNDP 432/1205 0/5 DoubleExponent-PT-200-LTLCardinality-08 1114404 attempts, .
[[35mlola[0m][.] 67 EF STEQ 432/1205 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 432/1205 0/5 DoubleExponent-PT-200-LTLCardinality-07 656786 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DoubleExponent-PT-200-LTLCardinality-04
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/236 5/2000 DoubleExponent-PT-200-LTLCardinality-04 90361 m, 18072 m/sec, 99926 t fired, .
[[35mlola[0m][.] 66 EF FNDP 437/1200 0/5 DoubleExponent-PT-200-LTLCardinality-08 1128419 attempts, .
[[35mlola[0m][.] 67 EF STEQ 437/1200 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 437/1200 0/5 DoubleExponent-PT-200-LTLCardinality-07 665083 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/236 8/2000 DoubleExponent-PT-200-LTLCardinality-04 178830 m, 17693 m/sec, 197789 t fired, .
[[35mlola[0m][.] 66 EF FNDP 442/1195 0/5 DoubleExponent-PT-200-LTLCardinality-08 1142196 attempts, .
[[35mlola[0m][.] 67 EF STEQ 442/1195 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 442/1195 0/5 DoubleExponent-PT-200-LTLCardinality-07 673378 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/236 12/2000 DoubleExponent-PT-200-LTLCardinality-04 266908 m, 17615 m/sec, 295255 t fired, .
[[35mlola[0m][.] 66 EF FNDP 447/1190 0/5 DoubleExponent-PT-200-LTLCardinality-08 1155913 attempts, .
[[35mlola[0m][.] 67 EF STEQ 447/1190 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 447/1190 0/5 DoubleExponent-PT-200-LTLCardinality-07 681810 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/236 16/2000 DoubleExponent-PT-200-LTLCardinality-04 356808 m, 17980 m/sec, 394694 t fired, .
[[35mlola[0m][.] 66 EF FNDP 452/1185 0/5 DoubleExponent-PT-200-LTLCardinality-08 1169961 attempts, .
[[35mlola[0m][.] 67 EF STEQ 452/1185 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 452/1185 0/5 DoubleExponent-PT-200-LTLCardinality-07 690133 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/236 20/2000 DoubleExponent-PT-200-LTLCardinality-04 446600 m, 17958 m/sec, 494017 t fired, .
[[35mlola[0m][.] 66 EF FNDP 457/1180 0/5 DoubleExponent-PT-200-LTLCardinality-08 1184003 attempts, .
[[35mlola[0m][.] 67 EF STEQ 457/1180 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 457/1180 0/5 DoubleExponent-PT-200-LTLCardinality-07 698440 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/236 24/2000 DoubleExponent-PT-200-LTLCardinality-04 536866 m, 18053 m/sec, 593910 t fired, .
[[35mlola[0m][.] 66 EF FNDP 462/1175 0/5 DoubleExponent-PT-200-LTLCardinality-08 1198057 attempts, .
[[35mlola[0m][.] 67 EF STEQ 462/1175 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 462/1175 0/5 DoubleExponent-PT-200-LTLCardinality-07 706619 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/236 28/2000 DoubleExponent-PT-200-LTLCardinality-04 627223 m, 18071 m/sec, 693850 t fired, .
[[35mlola[0m][.] 66 EF FNDP 467/1170 0/5 DoubleExponent-PT-200-LTLCardinality-08 1212021 attempts, .
[[35mlola[0m][.] 67 EF STEQ 467/1170 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 467/1170 0/5 DoubleExponent-PT-200-LTLCardinality-07 714965 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/236 32/2000 DoubleExponent-PT-200-LTLCardinality-04 715637 m, 17682 m/sec, 791648 t fired, .
[[35mlola[0m][.] 66 EF FNDP 472/1165 0/5 DoubleExponent-PT-200-LTLCardinality-08 1225789 attempts, .
[[35mlola[0m][.] 67 EF STEQ 472/1165 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 472/1165 0/5 DoubleExponent-PT-200-LTLCardinality-07 723240 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/236 36/2000 DoubleExponent-PT-200-LTLCardinality-04 802601 m, 17392 m/sec, 887883 t fired, .
[[35mlola[0m][.] 66 EF FNDP 477/1160 0/5 DoubleExponent-PT-200-LTLCardinality-08 1239357 attempts, .
[[35mlola[0m][.] 67 EF STEQ 477/1160 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 477/1160 0/5 DoubleExponent-PT-200-LTLCardinality-07 731641 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/236 40/2000 DoubleExponent-PT-200-LTLCardinality-04 889422 m, 17364 m/sec, 983906 t fired, .
[[35mlola[0m][.] 66 EF FNDP 482/1155 0/5 DoubleExponent-PT-200-LTLCardinality-08 1252917 attempts, .
[[35mlola[0m][.] 67 EF STEQ 482/1155 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 482/1155 0/5 DoubleExponent-PT-200-LTLCardinality-07 740205 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/236 43/2000 DoubleExponent-PT-200-LTLCardinality-04 976159 m, 17347 m/sec, 1079896 t fired, .
[[35mlola[0m][.] 66 EF FNDP 487/1150 0/5 DoubleExponent-PT-200-LTLCardinality-08 1266415 attempts, .
[[35mlola[0m][.] 67 EF STEQ 487/1150 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 487/1150 0/5 DoubleExponent-PT-200-LTLCardinality-07 748705 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/236 47/2000 DoubleExponent-PT-200-LTLCardinality-04 1063013 m, 17370 m/sec, 1175949 t fired, .
[[35mlola[0m][.] 66 EF FNDP 492/1145 0/5 DoubleExponent-PT-200-LTLCardinality-08 1279879 attempts, .
[[35mlola[0m][.] 67 EF STEQ 492/1145 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 492/1145 0/5 DoubleExponent-PT-200-LTLCardinality-07 757137 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/236 51/2000 DoubleExponent-PT-200-LTLCardinality-04 1149892 m, 17375 m/sec, 1272064 t fired, .
[[35mlola[0m][.] 66 EF FNDP 497/1140 0/5 DoubleExponent-PT-200-LTLCardinality-08 1293443 attempts, .
[[35mlola[0m][.] 67 EF STEQ 497/1140 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 497/1140 0/5 DoubleExponent-PT-200-LTLCardinality-07 765683 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/236 55/2000 DoubleExponent-PT-200-LTLCardinality-04 1236831 m, 17387 m/sec, 1368265 t fired, .
[[35mlola[0m][.] 66 EF FNDP 502/1135 0/5 DoubleExponent-PT-200-LTLCardinality-08 1306985 attempts, .
[[35mlola[0m][.] 67 EF STEQ 502/1135 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 502/1135 0/5 DoubleExponent-PT-200-LTLCardinality-07 774024 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/236 59/2000 DoubleExponent-PT-200-LTLCardinality-04 1325823 m, 17798 m/sec, 1466705 t fired, .
[[35mlola[0m][.] 66 EF FNDP 507/1130 0/5 DoubleExponent-PT-200-LTLCardinality-08 1320880 attempts, .
[[35mlola[0m][.] 67 EF STEQ 507/1130 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 507/1130 0/5 DoubleExponent-PT-200-LTLCardinality-07 782318 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/236 63/2000 DoubleExponent-PT-200-LTLCardinality-04 1415115 m, 17858 m/sec, 1565518 t fired, .
[[35mlola[0m][.] 66 EF FNDP 512/1125 0/5 DoubleExponent-PT-200-LTLCardinality-08 1334666 attempts, .
[[35mlola[0m][.] 67 EF STEQ 512/1125 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 512/1125 0/5 DoubleExponent-PT-200-LTLCardinality-07 790374 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 85/236 67/2000 DoubleExponent-PT-200-LTLCardinality-04 1501991 m, 17375 m/sec, 1661601 t fired, .
[[35mlola[0m][.] 66 EF FNDP 517/1120 0/5 DoubleExponent-PT-200-LTLCardinality-08 1348150 attempts, .
[[35mlola[0m][.] 67 EF STEQ 517/1120 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 517/1120 0/5 DoubleExponent-PT-200-LTLCardinality-07 798557 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 90/236 70/2000 DoubleExponent-PT-200-LTLCardinality-04 1588812 m, 17364 m/sec, 1757642 t fired, .
[[35mlola[0m][.] 66 EF FNDP 522/1115 0/5 DoubleExponent-PT-200-LTLCardinality-08 1361761 attempts, .
[[35mlola[0m][.] 67 EF STEQ 522/1115 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 522/1115 0/5 DoubleExponent-PT-200-LTLCardinality-07 806892 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 95/236 74/2000 DoubleExponent-PT-200-LTLCardinality-04 1675674 m, 17372 m/sec, 1853757 t fired, .
[[35mlola[0m][.] 66 EF FNDP 527/1110 0/5 DoubleExponent-PT-200-LTLCardinality-08 1375240 attempts, .
[[35mlola[0m][.] 67 EF STEQ 527/1110 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 527/1110 0/5 DoubleExponent-PT-200-LTLCardinality-07 815153 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 100/236 78/2000 DoubleExponent-PT-200-LTLCardinality-04 1765052 m, 17875 m/sec, 1952623 t fired, .
[[35mlola[0m][.] 66 EF FNDP 532/1105 0/5 DoubleExponent-PT-200-LTLCardinality-08 1389155 attempts, .
[[35mlola[0m][.] 67 EF STEQ 532/1105 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 532/1105 0/5 DoubleExponent-PT-200-LTLCardinality-07 823415 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 105/236 82/2000 DoubleExponent-PT-200-LTLCardinality-04 1854666 m, 17922 m/sec, 2051777 t fired, .
[[35mlola[0m][.] 66 EF FNDP 537/1100 0/5 DoubleExponent-PT-200-LTLCardinality-08 1403364 attempts, .
[[35mlola[0m][.] 67 EF STEQ 537/1100 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 537/1100 0/5 DoubleExponent-PT-200-LTLCardinality-07 831616 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 110/236 86/2000 DoubleExponent-PT-200-LTLCardinality-04 1942433 m, 17553 m/sec, 2148875 t fired, .
[[35mlola[0m][.] 66 EF FNDP 542/1095 0/5 DoubleExponent-PT-200-LTLCardinality-08 1416888 attempts, .
[[35mlola[0m][.] 67 EF STEQ 542/1095 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 542/1095 0/5 DoubleExponent-PT-200-LTLCardinality-07 839811 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 115/236 90/2000 DoubleExponent-PT-200-LTLCardinality-04 2030193 m, 17552 m/sec, 2245998 t fired, .
[[35mlola[0m][.] 66 EF FNDP 547/1090 0/5 DoubleExponent-PT-200-LTLCardinality-08 1430554 attempts, .
[[35mlola[0m][.] 67 EF STEQ 547/1090 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 547/1090 0/5 DoubleExponent-PT-200-LTLCardinality-07 848020 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 120/236 94/2000 DoubleExponent-PT-200-LTLCardinality-04 2120394 m, 18040 m/sec, 2345765 t fired, .
[[35mlola[0m][.] 66 EF FNDP 552/1085 0/5 DoubleExponent-PT-200-LTLCardinality-08 1444663 attempts, .
[[35mlola[0m][.] 67 EF STEQ 552/1085 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 552/1085 0/5 DoubleExponent-PT-200-LTLCardinality-07 856215 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 125/236 98/2000 DoubleExponent-PT-200-LTLCardinality-04 2211129 m, 18147 m/sec, 2446150 t fired, .
[[35mlola[0m][.] 66 EF FNDP 557/1080 0/5 DoubleExponent-PT-200-LTLCardinality-08 1458903 attempts, .
[[35mlola[0m][.] 67 EF STEQ 557/1080 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 557/1080 0/5 DoubleExponent-PT-200-LTLCardinality-07 864472 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 130/236 102/2000 DoubleExponent-PT-200-LTLCardinality-04 2297159 m, 17206 m/sec, 2541334 t fired, .
[[35mlola[0m][.] 66 EF FNDP 562/1075 0/5 DoubleExponent-PT-200-LTLCardinality-08 1473120 attempts, .
[[35mlola[0m][.] 67 EF STEQ 562/1075 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 562/1075 0/5 DoubleExponent-PT-200-LTLCardinality-07 872708 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 135/236 106/2000 DoubleExponent-PT-200-LTLCardinality-04 2388222 m, 18212 m/sec, 2642029 t fired, .
[[35mlola[0m][.] 66 EF FNDP 567/1070 0/5 DoubleExponent-PT-200-LTLCardinality-08 1487185 attempts, .
[[35mlola[0m][.] 67 EF STEQ 567/1070 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 567/1070 0/5 DoubleExponent-PT-200-LTLCardinality-07 880921 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 140/236 110/2000 DoubleExponent-PT-200-LTLCardinality-04 2479185 m, 18192 m/sec, 2742572 t fired, .
[[35mlola[0m][.] 66 EF FNDP 572/1065 0/5 DoubleExponent-PT-200-LTLCardinality-08 1501416 attempts, .
[[35mlola[0m][.] 67 EF STEQ 572/1065 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 572/1065 0/5 DoubleExponent-PT-200-LTLCardinality-07 889095 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 145/236 115/2000 DoubleExponent-PT-200-LTLCardinality-04 2569865 m, 18136 m/sec, 2842837 t fired, .
[[35mlola[0m][.] 66 EF FNDP 577/1060 0/5 DoubleExponent-PT-200-LTLCardinality-08 1515644 attempts, .
[[35mlola[0m][.] 67 EF STEQ 577/1060 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 577/1060 0/5 DoubleExponent-PT-200-LTLCardinality-07 897347 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 150/236 119/2000 DoubleExponent-PT-200-LTLCardinality-04 2659818 m, 17990 m/sec, 2942327 t fired, .
[[35mlola[0m][.] 66 EF FNDP 582/1055 0/5 DoubleExponent-PT-200-LTLCardinality-08 1529827 attempts, .
[[35mlola[0m][.] 67 EF STEQ 582/1055 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 582/1055 0/5 DoubleExponent-PT-200-LTLCardinality-07 905527 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 155/236 123/2000 DoubleExponent-PT-200-LTLCardinality-04 2750342 m, 18104 m/sec, 3042436 t fired, .
[[35mlola[0m][.] 66 EF FNDP 587/1050 0/5 DoubleExponent-PT-200-LTLCardinality-08 1543994 attempts, .
[[35mlola[0m][.] 67 EF STEQ 587/1050 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 587/1050 0/5 DoubleExponent-PT-200-LTLCardinality-07 913688 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 160/236 127/2000 DoubleExponent-PT-200-LTLCardinality-04 2840591 m, 18049 m/sec, 3142260 t fired, .
[[35mlola[0m][.] 66 EF FNDP 592/1045 0/5 DoubleExponent-PT-200-LTLCardinality-08 1558127 attempts, .
[[35mlola[0m][.] 67 EF STEQ 592/1045 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 592/1045 0/5 DoubleExponent-PT-200-LTLCardinality-07 921886 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 165/236 131/2000 DoubleExponent-PT-200-LTLCardinality-04 2931021 m, 18086 m/sec, 3242278 t fired, .
[[35mlola[0m][.] 66 EF FNDP 597/1040 0/5 DoubleExponent-PT-200-LTLCardinality-08 1572397 attempts, .
[[35mlola[0m][.] 67 EF STEQ 597/1040 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 597/1040 0/5 DoubleExponent-PT-200-LTLCardinality-07 930070 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 170/236 135/2000 DoubleExponent-PT-200-LTLCardinality-04 3020606 m, 17917 m/sec, 3341389 t fired, .
[[35mlola[0m][.] 66 EF FNDP 602/1035 0/5 DoubleExponent-PT-200-LTLCardinality-08 1586395 attempts, .
[[35mlola[0m][.] 67 EF STEQ 602/1035 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 602/1035 0/5 DoubleExponent-PT-200-LTLCardinality-07 938281 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 175/236 139/2000 DoubleExponent-PT-200-LTLCardinality-04 3110558 m, 17990 m/sec, 3440874 t fired, .
[[35mlola[0m][.] 66 EF FNDP 607/1030 0/5 DoubleExponent-PT-200-LTLCardinality-08 1600562 attempts, .
[[35mlola[0m][.] 67 EF STEQ 607/1030 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 607/1030 0/5 DoubleExponent-PT-200-LTLCardinality-07 946526 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 180/236 143/2000 DoubleExponent-PT-200-LTLCardinality-04 3201195 m, 18127 m/sec, 3541154 t fired, .
[[35mlola[0m][.] 66 EF FNDP 612/1025 0/5 DoubleExponent-PT-200-LTLCardinality-08 1614807 attempts, .
[[35mlola[0m][.] 67 EF STEQ 612/1025 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 612/1025 0/5 DoubleExponent-PT-200-LTLCardinality-07 954838 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 185/236 147/2000 DoubleExponent-PT-200-LTLCardinality-04 3291281 m, 18017 m/sec, 3640823 t fired, .
[[35mlola[0m][.] 66 EF FNDP 617/1020 0/5 DoubleExponent-PT-200-LTLCardinality-08 1628919 attempts, .
[[35mlola[0m][.] 67 EF STEQ 617/1020 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 617/1020 0/5 DoubleExponent-PT-200-LTLCardinality-07 963059 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 190/236 151/2000 DoubleExponent-PT-200-LTLCardinality-04 3378813 m, 17506 m/sec, 3737622 t fired, .
[[35mlola[0m][.] 66 EF FNDP 622/1015 0/5 DoubleExponent-PT-200-LTLCardinality-08 1643209 attempts, .
[[35mlola[0m][.] 67 EF STEQ 622/1015 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 622/1015 0/5 DoubleExponent-PT-200-LTLCardinality-07 971172 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 195/236 155/2000 DoubleExponent-PT-200-LTLCardinality-04 3468560 m, 17949 m/sec, 3836915 t fired, .
[[35mlola[0m][.] 66 EF FNDP 627/1010 0/5 DoubleExponent-PT-200-LTLCardinality-08 1657274 attempts, .
[[35mlola[0m][.] 67 EF STEQ 627/1010 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 627/1010 0/5 DoubleExponent-PT-200-LTLCardinality-07 979440 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 200/236 159/2000 DoubleExponent-PT-200-LTLCardinality-04 3558080 m, 17904 m/sec, 3935962 t fired, .
[[35mlola[0m][.] 66 EF FNDP 632/1005 0/5 DoubleExponent-PT-200-LTLCardinality-08 1671392 attempts, .
[[35mlola[0m][.] 67 EF STEQ 632/1005 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 632/1005 0/5 DoubleExponent-PT-200-LTLCardinality-07 987676 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 205/236 163/2000 DoubleExponent-PT-200-LTLCardinality-04 3648597 m, 18103 m/sec, 4036119 t fired, .
[[35mlola[0m][.] 66 EF FNDP 637/1000 0/5 DoubleExponent-PT-200-LTLCardinality-08 1685600 attempts, .
[[35mlola[0m][.] 67 EF STEQ 637/1000 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 637/1000 0/5 DoubleExponent-PT-200-LTLCardinality-07 995948 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 210/236 167/2000 DoubleExponent-PT-200-LTLCardinality-04 3737441 m, 17768 m/sec, 4134378 t fired, .
[[35mlola[0m][.] 66 EF FNDP 642/995 0/5 DoubleExponent-PT-200-LTLCardinality-08 1699778 attempts, .
[[35mlola[0m][.] 67 EF STEQ 642/995 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 642/995 0/5 DoubleExponent-PT-200-LTLCardinality-07 1004079 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 215/236 171/2000 DoubleExponent-PT-200-LTLCardinality-04 3827524 m, 18016 m/sec, 4234033 t fired, .
[[35mlola[0m][.] 66 EF FNDP 647/990 0/5 DoubleExponent-PT-200-LTLCardinality-08 1713843 attempts, .
[[35mlola[0m][.] 67 EF STEQ 647/990 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 647/990 0/5 DoubleExponent-PT-200-LTLCardinality-07 1012309 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 220/236 175/2000 DoubleExponent-PT-200-LTLCardinality-04 3917613 m, 18017 m/sec, 4333701 t fired, .
[[35mlola[0m][.] 66 EF FNDP 652/985 0/5 DoubleExponent-PT-200-LTLCardinality-08 1727920 attempts, .
[[35mlola[0m][.] 67 EF STEQ 652/985 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 652/985 0/5 DoubleExponent-PT-200-LTLCardinality-07 1020608 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 225/236 179/2000 DoubleExponent-PT-200-LTLCardinality-04 4007533 m, 17984 m/sec, 4433201 t fired, .
[[35mlola[0m][.] 66 EF FNDP 657/980 0/5 DoubleExponent-PT-200-LTLCardinality-08 1742014 attempts, .
[[35mlola[0m][.] 67 EF STEQ 657/980 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 657/980 0/5 DoubleExponent-PT-200-LTLCardinality-07 1028820 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 230/236 183/2000 DoubleExponent-PT-200-LTLCardinality-04 4097389 m, 17971 m/sec, 4532613 t fired, .
[[35mlola[0m][.] 66 EF FNDP 662/975 0/5 DoubleExponent-PT-200-LTLCardinality-08 1756176 attempts, .
[[35mlola[0m][.] 67 EF STEQ 662/975 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 662/975 0/5 DoubleExponent-PT-200-LTLCardinality-07 1037000 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 235/236 186/2000 DoubleExponent-PT-200-LTLCardinality-04 4184575 m, 17437 m/sec, 4629077 t fired, .
[[35mlola[0m][.] 66 EF FNDP 667/970 0/5 DoubleExponent-PT-200-LTLCardinality-08 1769800 attempts, .
[[35mlola[0m][.] 67 EF STEQ 667/970 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 667/970 0/5 DoubleExponent-PT-200-LTLCardinality-07 1045132 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-08: CONJ 0 4 2 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 66 EF FNDP 672/965 0/5 DoubleExponent-PT-200-LTLCardinality-08 1783212 attempts, .
[[35mlola[0m][.] 67 EF STEQ 672/965 0/5 DoubleExponent-PT-200-LTLCardinality-08 sara not yet started (preprocessing).
[[35mlola[0m][.] 70 EF FNDP 672/965 0/5 DoubleExponent-PT-200-LTLCardinality-07 1053380 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 DoubleExponent-PT-200-LTLCardinality-03
[[35mlola[0m][I] time limit : 235 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 DoubleExponent-PT-200-LTLCardinality-02
[[35mlola[0m][I] time limit : 259 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 DoubleExponent-PT-200-LTLCardinality-01
[[35mlola[0m][I] time limit : 288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 5 (type EXCL) for 0 DoubleExponent-PT-200-LTLCardinality-00
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 5 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 76 (type EXCL) for 28 DoubleExponent-PT-200-LTLCardinality-08
[[35mlola[0m][I] time limit : 432 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 76 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 66 (type FNDP) for DoubleExponent-PT-200-LTLCardinality-08 (obsolete)
[[35mlola[0m][W] CANCELED task # 67 (type EQUN) for DoubleExponent-PT-200-LTLCardinality-08 (obsolete)
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 25 DoubleExponent-PT-200-LTLCardinality-07
[[35mlola[0m][I] time limit : 648 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type EQUN) for 25 DoubleExponent-PT-200-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 DoubleExponent-PT-200-LTLCardinality-05
[[35mlola[0m][I] time limit : 2592 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type FNDP) for DoubleExponent-PT-200-LTLCardinality-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 1783365
[[35mlola[0m][I] time used : 672
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/2592 2/5 DoubleExponent-PT-200-LTLCardinality-05 106485 m, -921164 m/sec, 125604 t fired, .
[[35mlola[0m][.] 70 EF FNDP 677/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1059967 attempts, .
[[35mlola[0m][.] 71 EF STEQ 5/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 5/518 1/2000 DoubleExponent-PT-200-LTLCardinality-07 43068 m, 8613 m/sec, 43067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/2592 4/5 DoubleExponent-PT-200-LTLCardinality-05 209655 m, 20634 m/sec, 247356 t fired, .
[[35mlola[0m][.] 70 EF FNDP 682/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1066217 attempts, .
[[35mlola[0m][.] 71 EF STEQ 10/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 10/518 2/2000 DoubleExponent-PT-200-LTLCardinality-07 87268 m, 8840 m/sec, 87267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 20 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-05 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 687/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1072774 attempts, .
[[35mlola[0m][.] 71 EF STEQ 15/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 15/518 2/2000 DoubleExponent-PT-200-LTLCardinality-07 134301 m, 9406 m/sec, 134300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 DoubleExponent-PT-200-LTLCardinality-04
[[35mlola[0m][I] time limit : 2577 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/2577 4/5 DoubleExponent-PT-200-LTLCardinality-04 69193 m, -823076 m/sec, 76501 t fired, .
[[35mlola[0m][.] 70 EF FNDP 692/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1079164 attempts, .
[[35mlola[0m][.] 71 EF STEQ 20/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 20/648 3/2000 DoubleExponent-PT-200-LTLCardinality-07 178566 m, 8853 m/sec, 178565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 697/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1086390 attempts, .
[[35mlola[0m][.] 71 EF STEQ 25/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 25/518 4/2000 DoubleExponent-PT-200-LTLCardinality-07 225616 m, 9410 m/sec, 225616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 36 (type EXCL) for 35 DoubleExponent-PT-200-LTLCardinality-09
[[35mlola[0m][I] time limit : 2567 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 36 LTL EXCL 5/2567 4/5 DoubleExponent-PT-200-LTLCardinality-09 71880 m, -834707 m/sec, 79482 t fired, .
[[35mlola[0m][.] 70 EF FNDP 702/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1092869 attempts, .
[[35mlola[0m][.] 71 EF STEQ 30/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 30/648 4/2000 DoubleExponent-PT-200-LTLCardinality-07 269743 m, 8825 m/sec, 269742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 36 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 707/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1100018 attempts, .
[[35mlola[0m][.] 71 EF STEQ 35/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 35/518 5/2000 DoubleExponent-PT-200-LTLCardinality-07 320296 m, 10110 m/sec, 320295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 712/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1108397 attempts, .
[[35mlola[0m][.] 71 EF STEQ 40/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 40/648 6/2000 DoubleExponent-PT-200-LTLCardinality-07 376911 m, 11323 m/sec, 376910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 717/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1116756 attempts, .
[[35mlola[0m][.] 71 EF STEQ 45/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 45/648 7/2000 DoubleExponent-PT-200-LTLCardinality-07 433399 m, 11297 m/sec, 433399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 722/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1125078 attempts, .
[[35mlola[0m][.] 71 EF STEQ 50/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 50/648 7/2000 DoubleExponent-PT-200-LTLCardinality-07 489969 m, 11314 m/sec, 489968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 727/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1133303 attempts, .
[[35mlola[0m][.] 71 EF STEQ 55/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 55/648 8/2000 DoubleExponent-PT-200-LTLCardinality-07 546596 m, 11325 m/sec, 546595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 732/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1141700 attempts, .
[[35mlola[0m][.] 71 EF STEQ 60/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 60/648 9/2000 DoubleExponent-PT-200-LTLCardinality-07 603130 m, 11306 m/sec, 603129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 737/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1150109 attempts, .
[[35mlola[0m][.] 71 EF STEQ 65/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 65/648 10/2000 DoubleExponent-PT-200-LTLCardinality-07 659615 m, 11297 m/sec, 659615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 742/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1158519 attempts, .
[[35mlola[0m][.] 71 EF STEQ 70/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 70/648 11/2000 DoubleExponent-PT-200-LTLCardinality-07 716131 m, 11303 m/sec, 716131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 747/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1166912 attempts, .
[[35mlola[0m][.] 71 EF STEQ 75/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 75/648 11/2000 DoubleExponent-PT-200-LTLCardinality-07 772761 m, 11326 m/sec, 772761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 752/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1175248 attempts, .
[[35mlola[0m][.] 71 EF STEQ 80/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 80/648 12/2000 DoubleExponent-PT-200-LTLCardinality-07 829311 m, 11310 m/sec, 829310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 757/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1183587 attempts, .
[[35mlola[0m][.] 71 EF STEQ 85/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 85/648 13/2000 DoubleExponent-PT-200-LTLCardinality-07 885882 m, 11314 m/sec, 885882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 762/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1191935 attempts, .
[[35mlola[0m][.] 71 EF STEQ 90/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 90/648 14/2000 DoubleExponent-PT-200-LTLCardinality-07 942461 m, 11315 m/sec, 942460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 767/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1200329 attempts, .
[[35mlola[0m][.] 71 EF STEQ 95/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 95/648 15/2000 DoubleExponent-PT-200-LTLCardinality-07 998970 m, 11301 m/sec, 998970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 772/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1208678 attempts, .
[[35mlola[0m][.] 71 EF STEQ 100/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 100/648 15/2000 DoubleExponent-PT-200-LTLCardinality-07 1055506 m, 11307 m/sec, 1055505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 777/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1217050 attempts, .
[[35mlola[0m][.] 71 EF STEQ 105/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 105/648 16/2000 DoubleExponent-PT-200-LTLCardinality-07 1114109 m, 11720 m/sec, 1114109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 782/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1225259 attempts, .
[[35mlola[0m][.] 71 EF STEQ 110/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 110/648 17/2000 DoubleExponent-PT-200-LTLCardinality-07 1173250 m, 11828 m/sec, 1173249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 787/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1233617 attempts, .
[[35mlola[0m][.] 71 EF STEQ 115/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 115/648 18/2000 DoubleExponent-PT-200-LTLCardinality-07 1232539 m, 11857 m/sec, 1232539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 792/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1242155 attempts, .
[[35mlola[0m][.] 71 EF STEQ 120/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 120/648 19/2000 DoubleExponent-PT-200-LTLCardinality-07 1289658 m, 11423 m/sec, 1289657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 797/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1250531 attempts, .
[[35mlola[0m][.] 71 EF STEQ 125/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 125/648 19/2000 DoubleExponent-PT-200-LTLCardinality-07 1345882 m, 11244 m/sec, 1345881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 802/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1258758 attempts, .
[[35mlola[0m][.] 71 EF STEQ 130/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 130/648 20/2000 DoubleExponent-PT-200-LTLCardinality-07 1402208 m, 11265 m/sec, 1402207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 807/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1267060 attempts, .
[[35mlola[0m][.] 71 EF STEQ 135/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 135/648 21/2000 DoubleExponent-PT-200-LTLCardinality-07 1458500 m, 11258 m/sec, 1458499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 812/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1275338 attempts, .
[[35mlola[0m][.] 71 EF STEQ 140/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 140/648 22/2000 DoubleExponent-PT-200-LTLCardinality-07 1514795 m, 11259 m/sec, 1514795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 817/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1283674 attempts, .
[[35mlola[0m][.] 71 EF STEQ 145/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 145/648 23/2000 DoubleExponent-PT-200-LTLCardinality-07 1570980 m, 11237 m/sec, 1570980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 822/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1289450 attempts, .
[[35mlola[0m][.] 71 EF STEQ 150/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 150/648 24/2000 DoubleExponent-PT-200-LTLCardinality-07 1627560 m, 11316 m/sec, 1627559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 827/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1294281 attempts, .
[[35mlola[0m][.] 71 EF STEQ 155/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 155/648 25/2000 DoubleExponent-PT-200-LTLCardinality-07 1684026 m, 11293 m/sec, 1684026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 832/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1301923 attempts, .
[[35mlola[0m][.] 71 EF STEQ 160/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 160/648 26/2000 DoubleExponent-PT-200-LTLCardinality-07 1740389 m, 11272 m/sec, 1740389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 837/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1310062 attempts, .
[[35mlola[0m][.] 71 EF STEQ 165/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 165/648 26/2000 DoubleExponent-PT-200-LTLCardinality-07 1796636 m, 11249 m/sec, 1796635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 842/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1318184 attempts, .
[[35mlola[0m][.] 71 EF STEQ 170/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 170/648 27/2000 DoubleExponent-PT-200-LTLCardinality-07 1852938 m, 11260 m/sec, 1852938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 847/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1326237 attempts, .
[[35mlola[0m][.] 71 EF STEQ 175/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 175/648 28/2000 DoubleExponent-PT-200-LTLCardinality-07 1909224 m, 11257 m/sec, 1909224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 852/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1334299 attempts, .
[[35mlola[0m][.] 71 EF STEQ 180/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 180/648 29/2000 DoubleExponent-PT-200-LTLCardinality-07 1965491 m, 11253 m/sec, 1965490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 857/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1342390 attempts, .
[[35mlola[0m][.] 71 EF STEQ 185/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 185/648 30/2000 DoubleExponent-PT-200-LTLCardinality-07 2021771 m, 11256 m/sec, 2021771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 862/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1350442 attempts, .
[[35mlola[0m][.] 71 EF STEQ 190/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 190/648 30/2000 DoubleExponent-PT-200-LTLCardinality-07 2078037 m, 11253 m/sec, 2078036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 867/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1358554 attempts, .
[[35mlola[0m][.] 71 EF STEQ 195/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 195/648 31/2000 DoubleExponent-PT-200-LTLCardinality-07 2134199 m, 11232 m/sec, 2134198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 872/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1366869 attempts, .
[[35mlola[0m][.] 71 EF STEQ 200/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 200/648 32/2000 DoubleExponent-PT-200-LTLCardinality-07 2190378 m, 11235 m/sec, 2190377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 877/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1375076 attempts, .
[[35mlola[0m][.] 71 EF STEQ 205/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 205/648 33/2000 DoubleExponent-PT-200-LTLCardinality-07 2246628 m, 11250 m/sec, 2246628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 882/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1383352 attempts, .
[[35mlola[0m][.] 71 EF STEQ 210/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 210/648 34/2000 DoubleExponent-PT-200-LTLCardinality-07 2302847 m, 11243 m/sec, 2302846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 887/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1391647 attempts, .
[[35mlola[0m][.] 71 EF STEQ 215/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 215/648 34/2000 DoubleExponent-PT-200-LTLCardinality-07 2358972 m, 11225 m/sec, 2358971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 892/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1399881 attempts, .
[[35mlola[0m][.] 71 EF STEQ 220/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 220/648 35/2000 DoubleExponent-PT-200-LTLCardinality-07 2415128 m, 11231 m/sec, 2415128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 897/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1408079 attempts, .
[[35mlola[0m][.] 71 EF STEQ 225/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 225/648 36/2000 DoubleExponent-PT-200-LTLCardinality-07 2471321 m, 11238 m/sec, 2471320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 902/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1416287 attempts, .
[[35mlola[0m][.] 71 EF STEQ 230/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 230/648 37/2000 DoubleExponent-PT-200-LTLCardinality-07 2527543 m, 11244 m/sec, 2527542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 907/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1424536 attempts, .
[[35mlola[0m][.] 71 EF STEQ 235/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 235/648 37/2000 DoubleExponent-PT-200-LTLCardinality-07 2583834 m, 11258 m/sec, 2583833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 912/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1432594 attempts, .
[[35mlola[0m][.] 71 EF STEQ 240/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 240/648 38/2000 DoubleExponent-PT-200-LTLCardinality-07 2640020 m, 11237 m/sec, 2640019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 917/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1440756 attempts, .
[[35mlola[0m][.] 71 EF STEQ 245/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 245/648 39/2000 DoubleExponent-PT-200-LTLCardinality-07 2696280 m, 11252 m/sec, 2696279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 922/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1448863 attempts, .
[[35mlola[0m][.] 71 EF STEQ 250/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 250/648 40/2000 DoubleExponent-PT-200-LTLCardinality-07 2752380 m, 11220 m/sec, 2752380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 927/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1456965 attempts, .
[[35mlola[0m][.] 71 EF STEQ 255/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 255/648 41/2000 DoubleExponent-PT-200-LTLCardinality-07 2808576 m, 11239 m/sec, 2808575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 932/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1465026 attempts, .
[[35mlola[0m][.] 71 EF STEQ 260/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 260/648 41/2000 DoubleExponent-PT-200-LTLCardinality-07 2864717 m, 11228 m/sec, 2864716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 937/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1473171 attempts, .
[[35mlola[0m][.] 71 EF STEQ 265/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 265/648 42/2000 DoubleExponent-PT-200-LTLCardinality-07 2920943 m, 11245 m/sec, 2920942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 942/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1481425 attempts, .
[[35mlola[0m][.] 71 EF STEQ 270/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 270/648 43/2000 DoubleExponent-PT-200-LTLCardinality-07 2977100 m, 11231 m/sec, 2977100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 947/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1489802 attempts, .
[[35mlola[0m][.] 71 EF STEQ 275/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 275/648 44/2000 DoubleExponent-PT-200-LTLCardinality-07 3033220 m, 11224 m/sec, 3033220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 952/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1498163 attempts, .
[[35mlola[0m][.] 71 EF STEQ 280/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 280/648 44/2000 DoubleExponent-PT-200-LTLCardinality-07 3089324 m, 11220 m/sec, 3089323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 957/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1506493 attempts, .
[[35mlola[0m][.] 71 EF STEQ 285/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 285/648 45/2000 DoubleExponent-PT-200-LTLCardinality-07 3145428 m, 11220 m/sec, 3145428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 962/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1514653 attempts, .
[[35mlola[0m][.] 71 EF STEQ 290/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 290/648 46/2000 DoubleExponent-PT-200-LTLCardinality-07 3201461 m, 11206 m/sec, 3201460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 967/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1522779 attempts, .
[[35mlola[0m][.] 71 EF STEQ 295/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 295/648 47/2000 DoubleExponent-PT-200-LTLCardinality-07 3257601 m, 11228 m/sec, 3257600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 972/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1530938 attempts, .
[[35mlola[0m][.] 71 EF STEQ 300/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 300/648 48/2000 DoubleExponent-PT-200-LTLCardinality-07 3313671 m, 11214 m/sec, 3313671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 977/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1538832 attempts, .
[[35mlola[0m][.] 71 EF STEQ 305/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 305/648 48/2000 DoubleExponent-PT-200-LTLCardinality-07 3369890 m, 11243 m/sec, 3369889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 982/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1546952 attempts, .
[[35mlola[0m][.] 71 EF STEQ 310/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 310/648 49/2000 DoubleExponent-PT-200-LTLCardinality-07 3427188 m, 11459 m/sec, 3427187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 987/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1555033 attempts, .
[[35mlola[0m][.] 71 EF STEQ 315/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 315/648 50/2000 DoubleExponent-PT-200-LTLCardinality-07 3483481 m, 11258 m/sec, 3483480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 992/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1563106 attempts, .
[[35mlola[0m][.] 71 EF STEQ 320/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 320/648 51/2000 DoubleExponent-PT-200-LTLCardinality-07 3539760 m, 11255 m/sec, 3539759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 997/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1571220 attempts, .
[[35mlola[0m][.] 71 EF STEQ 325/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 325/648 51/2000 DoubleExponent-PT-200-LTLCardinality-07 3595995 m, 11247 m/sec, 3595995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1002/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1579266 attempts, .
[[35mlola[0m][.] 71 EF STEQ 330/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 330/648 52/2000 DoubleExponent-PT-200-LTLCardinality-07 3652268 m, 11254 m/sec, 3652268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1007/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1587410 attempts, .
[[35mlola[0m][.] 71 EF STEQ 335/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 335/648 53/2000 DoubleExponent-PT-200-LTLCardinality-07 3708493 m, 11245 m/sec, 3708493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1012/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1595479 attempts, .
[[35mlola[0m][.] 71 EF STEQ 340/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 340/648 54/2000 DoubleExponent-PT-200-LTLCardinality-07 3764726 m, 11246 m/sec, 3764725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1017/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1603644 attempts, .
[[35mlola[0m][.] 71 EF STEQ 345/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 345/648 55/2000 DoubleExponent-PT-200-LTLCardinality-07 3820922 m, 11239 m/sec, 3820921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1022/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1611835 attempts, .
[[35mlola[0m][.] 71 EF STEQ 350/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 350/648 55/2000 DoubleExponent-PT-200-LTLCardinality-07 3877077 m, 11231 m/sec, 3877076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1027/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1620208 attempts, .
[[35mlola[0m][.] 71 EF STEQ 355/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 355/648 56/2000 DoubleExponent-PT-200-LTLCardinality-07 3933174 m, 11219 m/sec, 3933174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1032/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1628689 attempts, .
[[35mlola[0m][.] 71 EF STEQ 360/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 360/648 57/2000 DoubleExponent-PT-200-LTLCardinality-07 3989327 m, 11230 m/sec, 3989326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1037/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1637139 attempts, .
[[35mlola[0m][.] 71 EF STEQ 365/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 365/648 58/2000 DoubleExponent-PT-200-LTLCardinality-07 4045427 m, 11220 m/sec, 4045426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1042/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1645448 attempts, .
[[35mlola[0m][.] 71 EF STEQ 370/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 370/648 58/2000 DoubleExponent-PT-200-LTLCardinality-07 4101542 m, 11223 m/sec, 4101542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1047/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1653903 attempts, .
[[35mlola[0m][.] 71 EF STEQ 375/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 375/648 59/2000 DoubleExponent-PT-200-LTLCardinality-07 4157742 m, 11240 m/sec, 4157741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1052/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1662134 attempts, .
[[35mlola[0m][.] 71 EF STEQ 380/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 380/648 60/2000 DoubleExponent-PT-200-LTLCardinality-07 4213851 m, 11221 m/sec, 4213850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1057/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1670213 attempts, .
[[35mlola[0m][.] 71 EF STEQ 385/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 385/648 61/2000 DoubleExponent-PT-200-LTLCardinality-07 4269961 m, 11222 m/sec, 4269960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1062/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1678253 attempts, .
[[35mlola[0m][.] 71 EF STEQ 390/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 390/648 62/2000 DoubleExponent-PT-200-LTLCardinality-07 4326042 m, 11216 m/sec, 4326041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1067/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1686351 attempts, .
[[35mlola[0m][.] 71 EF STEQ 395/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 395/648 62/2000 DoubleExponent-PT-200-LTLCardinality-07 4382091 m, 11209 m/sec, 4382091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1072/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1694460 attempts, .
[[35mlola[0m][.] 71 EF STEQ 400/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 400/648 63/2000 DoubleExponent-PT-200-LTLCardinality-07 4438059 m, 11193 m/sec, 4438058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1077/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1702542 attempts, .
[[35mlola[0m][.] 71 EF STEQ 405/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 405/648 64/2000 DoubleExponent-PT-200-LTLCardinality-07 4494272 m, 11242 m/sec, 4494271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1082/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1710624 attempts, .
[[35mlola[0m][.] 71 EF STEQ 410/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 410/648 65/2000 DoubleExponent-PT-200-LTLCardinality-07 4550539 m, 11253 m/sec, 4550539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1087/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1718677 attempts, .
[[35mlola[0m][.] 71 EF STEQ 415/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 415/648 65/2000 DoubleExponent-PT-200-LTLCardinality-07 4606733 m, 11238 m/sec, 4606733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1092/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1726735 attempts, .
[[35mlola[0m][.] 71 EF STEQ 420/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 420/648 66/2000 DoubleExponent-PT-200-LTLCardinality-07 4662993 m, 11252 m/sec, 4662992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1097/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1734968 attempts, .
[[35mlola[0m][.] 71 EF STEQ 425/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 425/648 67/2000 DoubleExponent-PT-200-LTLCardinality-07 4719230 m, 11247 m/sec, 4719229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1102/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1743302 attempts, .
[[35mlola[0m][.] 71 EF STEQ 430/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 430/648 68/2000 DoubleExponent-PT-200-LTLCardinality-07 4775437 m, 11241 m/sec, 4775436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1107/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1751762 attempts, .
[[35mlola[0m][.] 71 EF STEQ 435/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 435/648 68/2000 DoubleExponent-PT-200-LTLCardinality-07 4831854 m, 11283 m/sec, 4831854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1112/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1760100 attempts, .
[[35mlola[0m][.] 71 EF STEQ 440/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 440/648 69/2000 DoubleExponent-PT-200-LTLCardinality-07 4888212 m, 11271 m/sec, 4888212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1117/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1768428 attempts, .
[[35mlola[0m][.] 71 EF STEQ 445/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 445/648 70/2000 DoubleExponent-PT-200-LTLCardinality-07 4944528 m, 11263 m/sec, 4944527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1122/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1776735 attempts, .
[[35mlola[0m][.] 71 EF STEQ 450/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 450/648 71/2000 DoubleExponent-PT-200-LTLCardinality-07 5000834 m, 11261 m/sec, 5000833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1127/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1785032 attempts, .
[[35mlola[0m][.] 71 EF STEQ 455/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 455/648 71/2000 DoubleExponent-PT-200-LTLCardinality-07 5057111 m, 11255 m/sec, 5057110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1132/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1793311 attempts, .
[[35mlola[0m][.] 71 EF STEQ 460/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 460/648 72/2000 DoubleExponent-PT-200-LTLCardinality-07 5114657 m, 11509 m/sec, 5114656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1137/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1801547 attempts, .
[[35mlola[0m][.] 71 EF STEQ 465/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 465/648 73/2000 DoubleExponent-PT-200-LTLCardinality-07 5171035 m, 11275 m/sec, 5171034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1142/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1810203 attempts, .
[[35mlola[0m][.] 71 EF STEQ 470/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 470/648 74/2000 DoubleExponent-PT-200-LTLCardinality-07 5227200 m, 11233 m/sec, 5227200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1147/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1818779 attempts, .
[[35mlola[0m][.] 71 EF STEQ 475/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 475/648 75/2000 DoubleExponent-PT-200-LTLCardinality-07 5283305 m, 11221 m/sec, 5283304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1152/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1827422 attempts, .
[[35mlola[0m][.] 71 EF STEQ 480/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 480/648 75/2000 DoubleExponent-PT-200-LTLCardinality-07 5339459 m, 11230 m/sec, 5339459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1157/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1835960 attempts, .
[[35mlola[0m][.] 71 EF STEQ 485/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 485/648 76/2000 DoubleExponent-PT-200-LTLCardinality-07 5395514 m, 11211 m/sec, 5395514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1162/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1844575 attempts, .
[[35mlola[0m][.] 71 EF STEQ 490/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 490/648 77/2000 DoubleExponent-PT-200-LTLCardinality-07 5451678 m, 11232 m/sec, 5451677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1167/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1853104 attempts, .
[[35mlola[0m][.] 71 EF STEQ 495/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 495/648 78/2000 DoubleExponent-PT-200-LTLCardinality-07 5509416 m, 11547 m/sec, 5509416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1172/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1861352 attempts, .
[[35mlola[0m][.] 71 EF STEQ 500/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 500/648 78/2000 DoubleExponent-PT-200-LTLCardinality-07 5568991 m, 11915 m/sec, 5568990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1177/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1869607 attempts, .
[[35mlola[0m][.] 71 EF STEQ 505/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 505/648 79/2000 DoubleExponent-PT-200-LTLCardinality-07 5628604 m, 11922 m/sec, 5628604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1182/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1877995 attempts, .
[[35mlola[0m][.] 71 EF STEQ 510/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 510/648 80/2000 DoubleExponent-PT-200-LTLCardinality-07 5688341 m, 11947 m/sec, 5688340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1187/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1886338 attempts, .
[[35mlola[0m][.] 71 EF STEQ 515/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 515/648 81/2000 DoubleExponent-PT-200-LTLCardinality-07 5748566 m, 12045 m/sec, 5748566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1192/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1894811 attempts, .
[[35mlola[0m][.] 71 EF STEQ 520/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 520/648 82/2000 DoubleExponent-PT-200-LTLCardinality-07 5808690 m, 12024 m/sec, 5808689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1197/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1903177 attempts, .
[[35mlola[0m][.] 71 EF STEQ 525/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 525/648 83/2000 DoubleExponent-PT-200-LTLCardinality-07 5868925 m, 12047 m/sec, 5868924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1202/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1911654 attempts, .
[[35mlola[0m][.] 71 EF STEQ 530/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 530/648 83/2000 DoubleExponent-PT-200-LTLCardinality-07 5929062 m, 12027 m/sec, 5929061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1207/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1920132 attempts, .
[[35mlola[0m][.] 71 EF STEQ 535/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 535/648 84/2000 DoubleExponent-PT-200-LTLCardinality-07 5989306 m, 12048 m/sec, 5989305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1212/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1928581 attempts, .
[[35mlola[0m][.] 71 EF STEQ 540/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 540/648 85/2000 DoubleExponent-PT-200-LTLCardinality-07 6049644 m, 12067 m/sec, 6049644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1217/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1937016 attempts, .
[[35mlola[0m][.] 71 EF STEQ 545/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 545/648 86/2000 DoubleExponent-PT-200-LTLCardinality-07 6110014 m, 12074 m/sec, 6110013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1222/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1945480 attempts, .
[[35mlola[0m][.] 71 EF STEQ 550/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 550/648 87/2000 DoubleExponent-PT-200-LTLCardinality-07 6169924 m, 11982 m/sec, 6169924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1227/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1953853 attempts, .
[[35mlola[0m][.] 71 EF STEQ 555/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 555/648 87/2000 DoubleExponent-PT-200-LTLCardinality-07 6229330 m, 11881 m/sec, 6229330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1232/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1961638 attempts, .
[[35mlola[0m][.] 71 EF STEQ 560/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 560/648 88/2000 DoubleExponent-PT-200-LTLCardinality-07 6284306 m, 10995 m/sec, 6284306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1237/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1969326 attempts, .
[[35mlola[0m][.] 71 EF STEQ 565/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 565/648 89/2000 DoubleExponent-PT-200-LTLCardinality-07 6339042 m, 10947 m/sec, 6339041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1242/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1977077 attempts, .
[[35mlola[0m][.] 71 EF STEQ 570/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 570/648 90/2000 DoubleExponent-PT-200-LTLCardinality-07 6393910 m, 10973 m/sec, 6393909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1247/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1984818 attempts, .
[[35mlola[0m][.] 71 EF STEQ 575/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 575/648 90/2000 DoubleExponent-PT-200-LTLCardinality-07 6448595 m, 10937 m/sec, 6448594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1252/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 1992538 attempts, .
[[35mlola[0m][.] 71 EF STEQ 580/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 580/648 91/2000 DoubleExponent-PT-200-LTLCardinality-07 6502776 m, 10836 m/sec, 6502775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1257/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2000318 attempts, .
[[35mlola[0m][.] 71 EF STEQ 585/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 585/648 92/2000 DoubleExponent-PT-200-LTLCardinality-07 6557569 m, 10958 m/sec, 6557569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1262/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2008296 attempts, .
[[35mlola[0m][.] 71 EF STEQ 590/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 590/648 93/2000 DoubleExponent-PT-200-LTLCardinality-07 6613579 m, 11202 m/sec, 6613579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1267/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2016625 attempts, .
[[35mlola[0m][.] 71 EF STEQ 595/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 595/648 93/2000 DoubleExponent-PT-200-LTLCardinality-07 6671504 m, 11585 m/sec, 6671503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1272/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2024656 attempts, .
[[35mlola[0m][.] 71 EF STEQ 600/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 600/648 94/2000 DoubleExponent-PT-200-LTLCardinality-07 6728625 m, 11424 m/sec, 6728624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1277/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2032374 attempts, .
[[35mlola[0m][.] 71 EF STEQ 605/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 605/648 95/2000 DoubleExponent-PT-200-LTLCardinality-07 6783245 m, 10924 m/sec, 6783245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1282/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2040073 attempts, .
[[35mlola[0m][.] 71 EF STEQ 610/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 610/648 96/2000 DoubleExponent-PT-200-LTLCardinality-07 6837190 m, 10789 m/sec, 6837190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1287/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2048049 attempts, .
[[35mlola[0m][.] 71 EF STEQ 615/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 615/648 96/2000 DoubleExponent-PT-200-LTLCardinality-07 6893414 m, 11244 m/sec, 6893413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1292/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2056212 attempts, .
[[35mlola[0m][.] 71 EF STEQ 620/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 620/648 97/2000 DoubleExponent-PT-200-LTLCardinality-07 6950941 m, 11505 m/sec, 6950940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1297/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2064438 attempts, .
[[35mlola[0m][.] 71 EF STEQ 625/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 625/648 98/2000 DoubleExponent-PT-200-LTLCardinality-07 7008301 m, 11472 m/sec, 7008300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1302/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2072392 attempts, .
[[35mlola[0m][.] 71 EF STEQ 630/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 630/648 99/2000 DoubleExponent-PT-200-LTLCardinality-07 7065440 m, 11427 m/sec, 7065439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1307/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2080517 attempts, .
[[35mlola[0m][.] 71 EF STEQ 635/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 635/648 100/2000 DoubleExponent-PT-200-LTLCardinality-07 7122786 m, 11469 m/sec, 7122785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1312/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2088617 attempts, .
[[35mlola[0m][.] 71 EF STEQ 640/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 640/648 100/2000 DoubleExponent-PT-200-LTLCardinality-07 7180294 m, 11501 m/sec, 7180293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1317/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2096702 attempts, .
[[35mlola[0m][.] 71 EF STEQ 645/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 645/648 101/2000 DoubleExponent-PT-200-LTLCardinality-07 7237786 m, 11498 m/sec, 7237786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 72 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 EF FNDP 1322/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2104241 attempts, .
[[35mlola[0m][.] 71 EF STEQ 650/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 53 DoubleExponent-PT-200-LTLCardinality-15
[[35mlola[0m][I] time limit : 647 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 25 DoubleExponent-PT-200-LTLCardinality-07
[[35mlola[0m][I] time limit : 1942 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 5/647 2/2000 DoubleExponent-PT-200-LTLCardinality-15 91491 m, 18298 m/sec, 107911 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1327/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2109276 attempts, .
[[35mlola[0m][.] 71 EF STEQ 655/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 5/1942 1/5 DoubleExponent-PT-200-LTLCardinality-07 39460 m, -1439665 m/sec, 39459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 10/647 4/2000 DoubleExponent-PT-200-LTLCardinality-15 184814 m, 18664 m/sec, 218032 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1332/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2114790 attempts, .
[[35mlola[0m][.] 71 EF STEQ 660/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 10/485 2/5 DoubleExponent-PT-200-LTLCardinality-07 77268 m, 7561 m/sec, 77268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 15/647 5/2000 DoubleExponent-PT-200-LTLCardinality-15 276431 m, 18323 m/sec, 326136 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1337/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2120745 attempts, .
[[35mlola[0m][.] 71 EF STEQ 665/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 15/485 2/5 DoubleExponent-PT-200-LTLCardinality-07 113996 m, 7345 m/sec, 113995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 20/647 7/2000 DoubleExponent-PT-200-LTLCardinality-15 363330 m, 17379 m/sec, 428685 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1342/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2126521 attempts, .
[[35mlola[0m][.] 71 EF STEQ 670/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 20/485 3/5 DoubleExponent-PT-200-LTLCardinality-07 152445 m, 7689 m/sec, 152445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 25/647 8/2000 DoubleExponent-PT-200-LTLCardinality-15 454839 m, 18301 m/sec, 536672 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1347/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2132053 attempts, .
[[35mlola[0m][.] 71 EF STEQ 675/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 25/485 3/5 DoubleExponent-PT-200-LTLCardinality-07 194678 m, 8446 m/sec, 194677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 30/647 10/2000 DoubleExponent-PT-200-LTLCardinality-15 543247 m, 17681 m/sec, 640996 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1352/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2137531 attempts, .
[[35mlola[0m][.] 71 EF STEQ 680/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 30/485 4/5 DoubleExponent-PT-200-LTLCardinality-07 233552 m, 7774 m/sec, 233551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 35/647 11/2000 DoubleExponent-PT-200-LTLCardinality-15 633123 m, 17975 m/sec, 747061 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1357/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2143230 attempts, .
[[35mlola[0m][.] 71 EF STEQ 685/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 35/485 4/5 DoubleExponent-PT-200-LTLCardinality-07 274541 m, 8197 m/sec, 274540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 40/647 13/2000 DoubleExponent-PT-200-LTLCardinality-15 722504 m, 17876 m/sec, 852524 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1362/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2148620 attempts, .
[[35mlola[0m][.] 71 EF STEQ 690/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 40/485 5/5 DoubleExponent-PT-200-LTLCardinality-07 314274 m, 7946 m/sec, 314273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 3 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 45/647 14/2000 DoubleExponent-PT-200-LTLCardinality-15 810875 m, 17674 m/sec, 956798 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1367/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2153766 attempts, .
[[35mlola[0m][.] 71 EF STEQ 695/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.] 72 EF EXCL 45/485 5/5 DoubleExponent-PT-200-LTLCardinality-07 354991 m, 8143 m/sec, 354991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 72 (type EXCL) for DoubleExponent-PT-200-LTLCardinality-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 50/647 16/2000 DoubleExponent-PT-200-LTLCardinality-15 919157 m, 21656 m/sec, 1084573 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1372/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2160560 attempts, .
[[35mlola[0m][.] 71 EF STEQ 700/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 55/647 18/2000 DoubleExponent-PT-200-LTLCardinality-15 1035942 m, 23357 m/sec, 1222383 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1377/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2167029 attempts, .
[[35mlola[0m][.] 71 EF STEQ 705/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 60/647 20/2000 DoubleExponent-PT-200-LTLCardinality-15 1146490 m, 22109 m/sec, 1352838 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1382/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2174086 attempts, .
[[35mlola[0m][.] 71 EF STEQ 710/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 65/647 22/2000 DoubleExponent-PT-200-LTLCardinality-15 1257437 m, 22189 m/sec, 1483791 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1387/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2180690 attempts, .
[[35mlola[0m][.] 71 EF STEQ 715/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 70/647 24/2000 DoubleExponent-PT-200-LTLCardinality-15 1366676 m, 21847 m/sec, 1612670 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1392/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2187618 attempts, .
[[35mlola[0m][.] 71 EF STEQ 720/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 75/647 26/2000 DoubleExponent-PT-200-LTLCardinality-15 1480399 m, 22744 m/sec, 1746758 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1397/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2194125 attempts, .
[[35mlola[0m][.] 71 EF STEQ 725/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 80/647 28/2000 DoubleExponent-PT-200-LTLCardinality-15 1590836 m, 22087 m/sec, 1877052 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1402/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2201122 attempts, .
[[35mlola[0m][.] 71 EF STEQ 730/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 85/647 30/2000 DoubleExponent-PT-200-LTLCardinality-15 1703362 m, 22505 m/sec, 2009835 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1407/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2207944 attempts, .
[[35mlola[0m][.] 71 EF STEQ 735/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 90/647 32/2000 DoubleExponent-PT-200-LTLCardinality-15 1814503 m, 22228 m/sec, 2140971 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1412/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2214601 attempts, .
[[35mlola[0m][.] 71 EF STEQ 740/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 95/647 34/2000 DoubleExponent-PT-200-LTLCardinality-15 1923037 m, 21706 m/sec, 2269073 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1417/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2221442 attempts, .
[[35mlola[0m][.] 71 EF STEQ 745/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 100/647 36/2000 DoubleExponent-PT-200-LTLCardinality-15 2036802 m, 22753 m/sec, 2403327 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1422/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2228175 attempts, .
[[35mlola[0m][.] 71 EF STEQ 750/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 105/647 38/2000 DoubleExponent-PT-200-LTLCardinality-15 2142479 m, 21135 m/sec, 2528063 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1427/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2235081 attempts, .
[[35mlola[0m][.] 71 EF STEQ 755/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 110/647 40/2000 DoubleExponent-PT-200-LTLCardinality-15 2253835 m, 22271 m/sec, 2659465 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1432/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2241953 attempts, .
[[35mlola[0m][.] 71 EF STEQ 760/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 115/647 42/2000 DoubleExponent-PT-200-LTLCardinality-15 2363468 m, 21926 m/sec, 2788881 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1437/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2248523 attempts, .
[[35mlola[0m][.] 71 EF STEQ 765/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 120/647 44/2000 DoubleExponent-PT-200-LTLCardinality-15 2479409 m, 23188 m/sec, 2925715 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1442/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2255433 attempts, .
[[35mlola[0m][.] 71 EF STEQ 770/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 125/647 46/2000 DoubleExponent-PT-200-LTLCardinality-15 2586758 m, 21469 m/sec, 3052410 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1447/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2262262 attempts, .
[[35mlola[0m][.] 71 EF STEQ 775/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 130/647 48/2000 DoubleExponent-PT-200-LTLCardinality-15 2698787 m, 22405 m/sec, 3184662 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1452/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2268674 attempts, .
[[35mlola[0m][.] 71 EF STEQ 780/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 135/647 49/2000 DoubleExponent-PT-200-LTLCardinality-15 2809902 m, 22223 m/sec, 3315811 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1457/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2275380 attempts, .
[[35mlola[0m][.] 71 EF STEQ 785/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 140/647 51/2000 DoubleExponent-PT-200-LTLCardinality-15 2922936 m, 22606 m/sec, 3449212 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1462/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2282164 attempts, .
[[35mlola[0m][.] 71 EF STEQ 790/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 145/647 53/2000 DoubleExponent-PT-200-LTLCardinality-15 3035523 m, 22517 m/sec, 3582112 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1467/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2288875 attempts, .
[[35mlola[0m][.] 71 EF STEQ 795/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 150/647 55/2000 DoubleExponent-PT-200-LTLCardinality-15 3148675 m, 22630 m/sec, 3715680 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1472/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2295522 attempts, .
[[35mlola[0m][.] 71 EF STEQ 800/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 155/647 57/2000 DoubleExponent-PT-200-LTLCardinality-15 3257895 m, 21844 m/sec, 3844623 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1477/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2302043 attempts, .
[[35mlola[0m][.] 71 EF STEQ 805/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 160/647 59/2000 DoubleExponent-PT-200-LTLCardinality-15 3368579 m, 22136 m/sec, 3975232 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1482/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2308681 attempts, .
[[35mlola[0m][.] 71 EF STEQ 810/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 165/647 61/2000 DoubleExponent-PT-200-LTLCardinality-15 3484915 m, 23267 m/sec, 4112558 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1487/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2315183 attempts, .
[[35mlola[0m][.] 71 EF STEQ 815/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 170/647 63/2000 DoubleExponent-PT-200-LTLCardinality-15 3601049 m, 23226 m/sec, 4249640 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1492/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2321434 attempts, .
[[35mlola[0m][.] 71 EF STEQ 820/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 175/647 65/2000 DoubleExponent-PT-200-LTLCardinality-15 3719026 m, 23595 m/sec, 4388924 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1497/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2328113 attempts, .
[[35mlola[0m][.] 71 EF STEQ 825/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 180/647 67/2000 DoubleExponent-PT-200-LTLCardinality-15 3826018 m, 21398 m/sec, 4515199 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1502/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2334976 attempts, .
[[35mlola[0m][.] 71 EF STEQ 830/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 185/647 68/2000 DoubleExponent-PT-200-LTLCardinality-15 3939501 m, 22696 m/sec, 4649146 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1507/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2341827 attempts, .
[[35mlola[0m][.] 71 EF STEQ 835/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 190/647 70/2000 DoubleExponent-PT-200-LTLCardinality-15 4046138 m, 21327 m/sec, 4775013 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1512/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2348470 attempts, .
[[35mlola[0m][.] 71 EF STEQ 840/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 195/647 72/2000 DoubleExponent-PT-200-LTLCardinality-15 4154831 m, 21738 m/sec, 4903335 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1517/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2355342 attempts, .
[[35mlola[0m][.] 71 EF STEQ 845/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 200/647 74/2000 DoubleExponent-PT-200-LTLCardinality-15 4268286 m, 22691 m/sec, 5037272 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1522/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2362126 attempts, .
[[35mlola[0m][.] 71 EF STEQ 850/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 205/647 76/2000 DoubleExponent-PT-200-LTLCardinality-15 4381434 m, 22629 m/sec, 5170848 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1527/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2368768 attempts, .
[[35mlola[0m][.] 71 EF STEQ 855/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 210/647 78/2000 DoubleExponent-PT-200-LTLCardinality-15 4491078 m, 21928 m/sec, 5300237 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1532/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2375486 attempts, .
[[35mlola[0m][.] 71 EF STEQ 860/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 215/647 80/2000 DoubleExponent-PT-200-LTLCardinality-15 4600127 m, 21809 m/sec, 5428948 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1537/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2382472 attempts, .
[[35mlola[0m][.] 71 EF STEQ 865/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 220/647 81/2000 DoubleExponent-PT-200-LTLCardinality-15 4708082 m, 21591 m/sec, 5556375 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1542/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2389214 attempts, .
[[35mlola[0m][.] 71 EF STEQ 870/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 225/647 83/2000 DoubleExponent-PT-200-LTLCardinality-15 4817187 m, 21821 m/sec, 5685180 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1547/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2395632 attempts, .
[[35mlola[0m][.] 71 EF STEQ 875/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 230/647 85/2000 DoubleExponent-PT-200-LTLCardinality-15 4923555 m, 21273 m/sec, 5810764 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1552/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2402432 attempts, .
[[35mlola[0m][.] 71 EF STEQ 880/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 235/647 87/2000 DoubleExponent-PT-200-LTLCardinality-15 5038380 m, 22965 m/sec, 5946309 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1557/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2409022 attempts, .
[[35mlola[0m][.] 71 EF STEQ 885/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 240/647 89/2000 DoubleExponent-PT-200-LTLCardinality-15 5151439 m, 22611 m/sec, 6079755 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1562/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2415813 attempts, .
[[35mlola[0m][.] 71 EF STEQ 890/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 245/647 91/2000 DoubleExponent-PT-200-LTLCardinality-15 5256699 m, 21052 m/sec, 6203980 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1567/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2422599 attempts, .
[[35mlola[0m][.] 71 EF STEQ 895/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 250/647 92/2000 DoubleExponent-PT-200-LTLCardinality-15 5367352 m, 22130 m/sec, 6334600 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1572/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2429384 attempts, .
[[35mlola[0m][.] 71 EF STEQ 900/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 255/647 94/2000 DoubleExponent-PT-200-LTLCardinality-15 5478913 m, 22312 m/sec, 6466275 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1577/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2436292 attempts, .
[[35mlola[0m][.] 71 EF STEQ 905/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 260/647 96/2000 DoubleExponent-PT-200-LTLCardinality-15 5591205 m, 22458 m/sec, 6598859 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1582/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2443065 attempts, .
[[35mlola[0m][.] 71 EF STEQ 910/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 265/647 98/2000 DoubleExponent-PT-200-LTLCardinality-15 5697143 m, 21187 m/sec, 6723925 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1587/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2449570 attempts, .
[[35mlola[0m][.] 71 EF STEQ 915/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 270/647 100/2000 DoubleExponent-PT-200-LTLCardinality-15 5808951 m, 22361 m/sec, 6855897 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1592/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2456352 attempts, .
[[35mlola[0m][.] 71 EF STEQ 920/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 275/647 102/2000 DoubleExponent-PT-200-LTLCardinality-15 5921454 m, 22500 m/sec, 6988702 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1597/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2462758 attempts, .
[[35mlola[0m][.] 71 EF STEQ 925/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 280/647 103/2000 DoubleExponent-PT-200-LTLCardinality-15 6030740 m, 21857 m/sec, 7117677 t fired, .
[[35mlola[0m][.] 70 EF FNDP 1602/3264 0/5 DoubleExponent-PT-200-LTLCardinality-07 2469452 attempts, .
[[35mlola[0m][.] 71 EF STEQ 930/2592 0/5 DoubleExponent-PT-200-LTLCardinality-07 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-03: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-08: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-200-LTLCardinality-11: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-200-LTLCardinality-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-05: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-07: AG 0 0 2 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-200-LTLCardinality-15: CONJ 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleExponent-PT-200"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleExponent-PT-200, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134500579"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleExponent-PT-200.tgz
mv DoubleExponent-PT-200 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;