About the Execution of LoLA for DoubleExponent-PT-004
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 285710.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134500547.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleExponent-PT-004, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134500547
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 67K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-00
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-01
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-02
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-03
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-04
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-05
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-06
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-07
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-08
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-09
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-10
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-11
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-12
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-13
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-14
FORMULA_NAME DoubleExponent-PT-004-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717045626220
BK_STOP 1717045911930
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 36 (type CNST) for 35 DoubleExponent-PT-004-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 36 (type CNST) for DoubleExponent-PT-004-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 DoubleExponent-PT-004-LTLCardinality-03
[[35mlola[0m][I] time limit : 143 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 DoubleExponent-PT-004-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for DoubleExponent-PT-004-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for DoubleExponent-PT-004-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 DoubleExponent-PT-004-LTLCardinality-06
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for DoubleExponent-PT-004-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 18 DoubleExponent-PT-004-LTLCardinality-06
[[35mlola[0m][I] time limit : 179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for DoubleExponent-PT-004-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 DoubleExponent-PT-004-LTLCardinality-05
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for DoubleExponent-PT-004-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 25 DoubleExponent-PT-004-LTLCardinality-07
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for DoubleExponent-PT-004-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DoubleExponent-PT-004-LTLCardinality-01
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DoubleExponent-PT-004-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 DoubleExponent-PT-004-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for DoubleExponent-PT-004-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 DoubleExponent-PT-004-LTLCardinality-02
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/399 16/2000 DoubleExponent-PT-004-LTLCardinality-02 2250075 m, 450015 m/sec, 2642975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 10/399 32/2000 DoubleExponent-PT-004-LTLCardinality-02 4499161 m, 449817 m/sec, 5284474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 15/399 47/2000 DoubleExponent-PT-004-LTLCardinality-02 6700625 m, 440292 m/sec, 7870313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 20/399 63/2000 DoubleExponent-PT-004-LTLCardinality-02 8896369 m, 439148 m/sec, 10449131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 25/399 78/2000 DoubleExponent-PT-004-LTLCardinality-02 11078002 m, 436326 m/sec, 13011706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 30/399 93/2000 DoubleExponent-PT-004-LTLCardinality-02 13218586 m, 428116 m/sec, 15525696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 35/399 108/2000 DoubleExponent-PT-004-LTLCardinality-02 15357398 m, 427762 m/sec, 18037952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 40/399 123/2000 DoubleExponent-PT-004-LTLCardinality-02 17507015 m, 429923 m/sec, 20562591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 45/399 137/2000 DoubleExponent-PT-004-LTLCardinality-02 19629336 m, 424464 m/sec, 23055466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 50/399 152/2000 DoubleExponent-PT-004-LTLCardinality-02 21752349 m, 424602 m/sec, 25548837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 55/399 167/2000 DoubleExponent-PT-004-LTLCardinality-02 23919490 m, 433428 m/sec, 28094379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 60/399 182/2000 DoubleExponent-PT-004-LTLCardinality-02 26081875 m, 432477 m/sec, 30634004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 65/399 197/2000 DoubleExponent-PT-004-LTLCardinality-02 28242755 m, 432176 m/sec, 33172183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 70/399 213/2000 DoubleExponent-PT-004-LTLCardinality-02 30421248 m, 435698 m/sec, 35730728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 75/399 228/2000 DoubleExponent-PT-004-LTLCardinality-02 32549866 m, 425723 m/sec, 38231037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 80/399 243/2000 DoubleExponent-PT-004-LTLCardinality-02 34756683 m, 441363 m/sec, 40823163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 85/399 258/2000 DoubleExponent-PT-004-LTLCardinality-02 36932803 m, 435224 m/sec, 43378909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 90/399 273/2000 DoubleExponent-PT-004-LTLCardinality-02 39117703 m, 436980 m/sec, 45944994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 95/399 289/2000 DoubleExponent-PT-004-LTLCardinality-02 41316933 m, 439846 m/sec, 48528240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 100/399 304/2000 DoubleExponent-PT-004-LTLCardinality-02 43505300 m, 437673 m/sec, 51098382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 105/399 319/2000 DoubleExponent-PT-004-LTLCardinality-02 45674780 m, 433896 m/sec, 53646681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 110/399 334/2000 DoubleExponent-PT-004-LTLCardinality-02 47854139 m, 435871 m/sec, 56206229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 115/399 349/2000 DoubleExponent-PT-004-LTLCardinality-02 50017822 m, 432736 m/sec, 58747721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 120/399 365/2000 DoubleExponent-PT-004-LTLCardinality-02 52235524 m, 443540 m/sec, 61352302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 125/399 380/2000 DoubleExponent-PT-004-LTLCardinality-02 54438811 m, 440657 m/sec, 63940327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 130/399 396/2000 DoubleExponent-PT-004-LTLCardinality-02 56635925 m, 439422 m/sec, 66520746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 135/399 411/2000 DoubleExponent-PT-004-LTLCardinality-02 58829918 m, 438798 m/sec, 69097815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 140/399 426/2000 DoubleExponent-PT-004-LTLCardinality-02 61015343 m, 437085 m/sec, 71664500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 145/399 442/2000 DoubleExponent-PT-004-LTLCardinality-02 63202316 m, 437394 m/sec, 74233336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 150/399 457/2000 DoubleExponent-PT-004-LTLCardinality-02 65407999 m, 441136 m/sec, 76823829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 155/399 472/2000 DoubleExponent-PT-004-LTLCardinality-02 67579190 m, 434238 m/sec, 79374142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 160/399 488/2000 DoubleExponent-PT-004-LTLCardinality-02 69778550 m, 439872 m/sec, 81957211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 165/399 503/2000 DoubleExponent-PT-004-LTLCardinality-02 71926417 m, 429573 m/sec, 84480090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 170/399 518/2000 DoubleExponent-PT-004-LTLCardinality-02 74061754 m, 427067 m/sec, 86987929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 175/399 533/2000 DoubleExponent-PT-004-LTLCardinality-02 76234759 m, 434601 m/sec, 89540364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 180/399 548/2000 DoubleExponent-PT-004-LTLCardinality-02 78411152 m, 435278 m/sec, 92096432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 185/399 563/2000 DoubleExponent-PT-004-LTLCardinality-02 80573040 m, 432377 m/sec, 94635806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 190/399 578/2000 DoubleExponent-PT-004-LTLCardinality-02 82740456 m, 433483 m/sec, 97181335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 195/399 593/2000 DoubleExponent-PT-004-LTLCardinality-02 84877855 m, 427479 m/sec, 99691951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 200/399 608/2000 DoubleExponent-PT-004-LTLCardinality-02 87044204 m, 433269 m/sec, 102236231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 205/399 623/2000 DoubleExponent-PT-004-LTLCardinality-02 89175325 m, 426224 m/sec, 104739446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 210/399 638/2000 DoubleExponent-PT-004-LTLCardinality-02 91315853 m, 428105 m/sec, 107253405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 638
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 215/399 653/2000 DoubleExponent-PT-004-LTLCardinality-02 93454852 m, 427799 m/sec, 109765879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 220/399 668/2000 DoubleExponent-PT-004-LTLCardinality-02 95591214 m, 427272 m/sec, 112275247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 225/399 683/2000 DoubleExponent-PT-004-LTLCardinality-02 97734136 m, 428584 m/sec, 114792024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 230/399 699/2000 DoubleExponent-PT-004-LTLCardinality-02 99943583 m, 441889 m/sec, 117387249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 235/399 714/2000 DoubleExponent-PT-004-LTLCardinality-02 102121255 m, 435534 m/sec, 119944828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 240/399 729/2000 DoubleExponent-PT-004-LTLCardinality-02 104306453 m, 437039 m/sec, 122511250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 245/399 744/2000 DoubleExponent-PT-004-LTLCardinality-02 106466094 m, 431928 m/sec, 125047973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 250/399 759/2000 DoubleExponent-PT-004-LTLCardinality-02 108627035 m, 432188 m/sec, 127586244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 759
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 255/399 775/2000 DoubleExponent-PT-004-LTLCardinality-02 110800899 m, 434772 m/sec, 130139333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 775
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-LTLCardinality-07: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-LTLCardinality-11: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-08: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 260/399 790/2000 DoubleExponent-PT-004-LTLCardinality-02 112952793 m, 430378 m/sec, 132667003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 790
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleExponent-PT-004"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleExponent-PT-004, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134500547"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleExponent-PT-004.tgz
mv DoubleExponent-PT-004 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;