About the Execution of LoLA for DoubleExponent-PT-004
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 512897.00 | 0.00 | 0.00 | ?FTF?T????????T? | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134500546.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DoubleExponent-PT-004, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134500546
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.2K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K May 19 07:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K May 19 15:46 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K May 19 07:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 18:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.6K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K May 19 15:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 67K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-00
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-01
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-02
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-03
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-04
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-05
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-06
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-07
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-08
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-09
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-10
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2024-11
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2023-12
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2023-13
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2023-14
FORMULA_NAME DoubleExponent-PT-004-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717045277184
FORMULA DoubleExponent-PT-004-CTLFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DoubleExponent-PT-004-CTLFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717045790081
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 DoubleExponent-PT-004-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for DoubleExponent-PT-004-CTLFireability-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 DoubleExponent-PT-004-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for DoubleExponent-PT-004-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 509
[[35mlola[0m][I] fired transitions : 517
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DoubleExponent-PT-004-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DoubleExponent-PT-004-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 26
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 DoubleExponent-PT-004-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for DoubleExponent-PT-004-CTLFireability-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 851
[[35mlola[0m][I] fired transitions : 876
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 DoubleExponent-PT-004-CTLFireability-2024-03
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for DoubleExponent-PT-004-CTLFireability-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 848
[[35mlola[0m][I] fired transitions : 1027
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 DoubleExponent-PT-004-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 24 DoubleExponent-PT-004-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 24 DoubleExponent-PT-004-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 12 DoubleExponent-PT-004-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for DoubleExponent-PT-004-CTLFireability-2024-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 58 (type FNDP) for 43 DoubleExponent-PT-004-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for DoubleExponent-PT-004-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 52 (type FNDP) for 12 DoubleExponent-PT-004-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 5/300 11/2000 DoubleExponent-PT-004-CTLFireability-2023-12 1954592 m, 390918 m/sec, 1954591 t fired, .
[[35mlola[0m][.] 52 EF FNDP 5/1800 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 186335 attempts, .
[[35mlola[0m][.] 53 EF FNDP 5/3600 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 171933 attempts, .
[[35mlola[0m][.] 58 EF FNDP 5/3600 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 155048 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 10/300 21/2000 DoubleExponent-PT-004-CTLFireability-2023-12 3926217 m, 394325 m/sec, 3926218 t fired, .
[[35mlola[0m][.] 52 EF FNDP 10/1795 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 367021 attempts, .
[[35mlola[0m][.] 53 EF FNDP 10/3595 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 306685 attempts, .
[[35mlola[0m][.] 58 EF FNDP 10/3595 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 287797 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 15/300 30/2000 DoubleExponent-PT-004-CTLFireability-2023-12 5851477 m, 385052 m/sec, 5851476 t fired, .
[[35mlola[0m][.] 52 EF FNDP 15/1790 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 537374 attempts, .
[[35mlola[0m][.] 53 EF FNDP 15/3590 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 442169 attempts, .
[[35mlola[0m][.] 58 EF FNDP 15/3590 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 421442 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 20/300 39/2000 DoubleExponent-PT-004-CTLFireability-2023-12 7763657 m, 382436 m/sec, 7763657 t fired, .
[[35mlola[0m][.] 52 EF FNDP 20/1785 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 708401 attempts, .
[[35mlola[0m][.] 53 EF FNDP 20/3585 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 577587 attempts, .
[[35mlola[0m][.] 58 EF FNDP 20/3585 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 554951 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 25/300 48/2000 DoubleExponent-PT-004-CTLFireability-2023-12 9669035 m, 381075 m/sec, 9669034 t fired, .
[[35mlola[0m][.] 52 EF FNDP 25/1780 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 878704 attempts, .
[[35mlola[0m][.] 53 EF FNDP 25/3580 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 713478 attempts, .
[[35mlola[0m][.] 58 EF FNDP 25/3580 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 687822 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 30/300 57/2000 DoubleExponent-PT-004-CTLFireability-2023-12 11567957 m, 379784 m/sec, 11567958 t fired, .
[[35mlola[0m][.] 52 EF FNDP 30/1775 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 1049648 attempts, .
[[35mlola[0m][.] 53 EF FNDP 30/3575 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 848711 attempts, .
[[35mlola[0m][.] 58 EF FNDP 30/3575 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 821074 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 35/300 66/2000 DoubleExponent-PT-004-CTLFireability-2023-12 13470166 m, 380441 m/sec, 13470165 t fired, .
[[35mlola[0m][.] 52 EF FNDP 35/1770 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 1217229 attempts, .
[[35mlola[0m][.] 53 EF FNDP 35/3570 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 989861 attempts, .
[[35mlola[0m][.] 58 EF FNDP 35/3570 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 961091 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 40/300 76/2000 DoubleExponent-PT-004-CTLFireability-2023-12 15371515 m, 380269 m/sec, 15371514 t fired, .
[[35mlola[0m][.] 52 EF FNDP 40/1765 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 1385419 attempts, .
[[35mlola[0m][.] 53 EF FNDP 40/3565 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 1126579 attempts, .
[[35mlola[0m][.] 58 EF FNDP 40/3565 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 1094185 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 45/300 84/2000 DoubleExponent-PT-004-CTLFireability-2023-12 17204691 m, 366635 m/sec, 17204690 t fired, .
[[35mlola[0m][.] 52 EF FNDP 45/1760 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 1565483 attempts, .
[[35mlola[0m][.] 53 EF FNDP 45/3560 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 1311535 attempts, .
[[35mlola[0m][.] 58 EF FNDP 45/3560 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 1266842 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 50/300 92/2000 DoubleExponent-PT-004-CTLFireability-2023-12 18832659 m, 325593 m/sec, 18832659 t fired, .
[[35mlola[0m][.] 52 EF FNDP 50/1755 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 1720515 attempts, .
[[35mlola[0m][.] 53 EF FNDP 50/3555 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 1518801 attempts, .
[[35mlola[0m][.] 58 EF FNDP 50/3555 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 1448837 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 55/300 101/2000 DoubleExponent-PT-004-CTLFireability-2023-12 20708554 m, 375179 m/sec, 20708554 t fired, .
[[35mlola[0m][.] 52 EF FNDP 55/1750 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 1913355 attempts, .
[[35mlola[0m][.] 53 EF FNDP 55/3550 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 1705339 attempts, .
[[35mlola[0m][.] 58 EF FNDP 55/3550 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 1620326 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 60/300 110/2000 DoubleExponent-PT-004-CTLFireability-2023-12 22525631 m, 363415 m/sec, 22525631 t fired, .
[[35mlola[0m][.] 52 EF FNDP 60/1745 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 2076664 attempts, .
[[35mlola[0m][.] 53 EF FNDP 60/3545 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 1855688 attempts, .
[[35mlola[0m][.] 58 EF FNDP 60/3545 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 1763695 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 65/300 119/2000 DoubleExponent-PT-004-CTLFireability-2023-12 24420664 m, 379006 m/sec, 24420664 t fired, .
[[35mlola[0m][.] 52 EF FNDP 65/1740 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 2244544 attempts, .
[[35mlola[0m][.] 53 EF FNDP 65/3540 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 1995263 attempts, .
[[35mlola[0m][.] 58 EF FNDP 65/3540 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 1910940 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 70/300 127/2000 DoubleExponent-PT-004-CTLFireability-2023-12 26205927 m, 357052 m/sec, 26205928 t fired, .
[[35mlola[0m][.] 52 EF FNDP 70/1735 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 2390012 attempts, .
[[35mlola[0m][.] 53 EF FNDP 70/3535 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 2176739 attempts, .
[[35mlola[0m][.] 58 EF FNDP 70/3535 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 2095661 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 75/300 136/2000 DoubleExponent-PT-004-CTLFireability-2023-12 28090928 m, 377000 m/sec, 28090927 t fired, .
[[35mlola[0m][.] 52 EF FNDP 75/1730 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 2533477 attempts, .
[[35mlola[0m][.] 53 EF FNDP 75/3530 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 2321956 attempts, .
[[35mlola[0m][.] 58 EF FNDP 75/3530 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 2262953 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 80/300 144/2000 DoubleExponent-PT-004-CTLFireability-2023-12 29693345 m, 320483 m/sec, 29693345 t fired, .
[[35mlola[0m][.] 52 EF FNDP 80/1725 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 2713599 attempts, .
[[35mlola[0m][.] 53 EF FNDP 80/3525 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 2506387 attempts, .
[[35mlola[0m][.] 58 EF FNDP 80/3525 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 2460445 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 85/300 152/2000 DoubleExponent-PT-004-CTLFireability-2023-12 31431118 m, 347554 m/sec, 31431118 t fired, .
[[35mlola[0m][.] 52 EF FNDP 85/1720 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 2878374 attempts, .
[[35mlola[0m][.] 53 EF FNDP 85/3520 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 2665800 attempts, .
[[35mlola[0m][.] 58 EF FNDP 85/3520 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 2611840 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 90/300 161/2000 DoubleExponent-PT-004-CTLFireability-2023-12 33330037 m, 379783 m/sec, 33330037 t fired, .
[[35mlola[0m][.] 52 EF FNDP 90/1715 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 3044857 attempts, .
[[35mlola[0m][.] 53 EF FNDP 90/3515 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 2815792 attempts, .
[[35mlola[0m][.] 58 EF FNDP 90/3515 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 2746437 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 95/300 170/2000 DoubleExponent-PT-004-CTLFireability-2023-12 35203535 m, 374699 m/sec, 35203536 t fired, .
[[35mlola[0m][.] 52 EF FNDP 95/1710 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 3212620 attempts, .
[[35mlola[0m][.] 53 EF FNDP 95/3510 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 2954186 attempts, .
[[35mlola[0m][.] 58 EF FNDP 95/3510 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 2879007 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 100/300 179/2000 DoubleExponent-PT-004-CTLFireability-2023-12 37105285 m, 380350 m/sec, 37105284 t fired, .
[[35mlola[0m][.] 52 EF FNDP 100/1705 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 3380581 attempts, .
[[35mlola[0m][.] 53 EF FNDP 100/3505 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 3092234 attempts, .
[[35mlola[0m][.] 58 EF FNDP 100/3505 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 3011973 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 105/300 188/2000 DoubleExponent-PT-004-CTLFireability-2023-12 38971026 m, 373148 m/sec, 38971025 t fired, .
[[35mlola[0m][.] 52 EF FNDP 105/1700 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 3549054 attempts, .
[[35mlola[0m][.] 53 EF FNDP 105/3500 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 3230363 attempts, .
[[35mlola[0m][.] 58 EF FNDP 105/3500 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 3144354 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 110/300 197/2000 DoubleExponent-PT-004-CTLFireability-2023-12 40875415 m, 380877 m/sec, 40875414 t fired, .
[[35mlola[0m][.] 52 EF FNDP 110/1695 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 3717417 attempts, .
[[35mlola[0m][.] 53 EF FNDP 110/3495 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 3371786 attempts, .
[[35mlola[0m][.] 58 EF FNDP 110/3495 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 3276716 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 115/300 206/2000 DoubleExponent-PT-004-CTLFireability-2023-12 42581425 m, 341202 m/sec, 42581426 t fired, .
[[35mlola[0m][.] 52 EF FNDP 115/1690 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 3890143 attempts, .
[[35mlola[0m][.] 53 EF FNDP 115/3490 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 3536305 attempts, .
[[35mlola[0m][.] 58 EF FNDP 115/3490 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 3432655 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 120/300 215/2000 DoubleExponent-PT-004-CTLFireability-2023-12 44484328 m, 380580 m/sec, 44484328 t fired, .
[[35mlola[0m][.] 52 EF FNDP 120/1685 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 4059561 attempts, .
[[35mlola[0m][.] 53 EF FNDP 120/3485 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 3672939 attempts, .
[[35mlola[0m][.] 58 EF FNDP 120/3485 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 3565984 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 125/300 224/2000 DoubleExponent-PT-004-CTLFireability-2023-12 46357877 m, 374709 m/sec, 46357876 t fired, .
[[35mlola[0m][.] 52 EF FNDP 125/1680 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 4227958 attempts, .
[[35mlola[0m][.] 53 EF FNDP 125/3480 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 3810231 attempts, .
[[35mlola[0m][.] 58 EF FNDP 125/3480 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 3699969 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 130/300 233/2000 DoubleExponent-PT-004-CTLFireability-2023-12 48244043 m, 377233 m/sec, 48244043 t fired, .
[[35mlola[0m][.] 52 EF FNDP 130/1675 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 4395787 attempts, .
[[35mlola[0m][.] 53 EF FNDP 130/3475 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 3947502 attempts, .
[[35mlola[0m][.] 58 EF FNDP 130/3475 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 3833355 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 135/300 240/2000 DoubleExponent-PT-004-CTLFireability-2023-12 49841155 m, 319422 m/sec, 49841155 t fired, .
[[35mlola[0m][.] 52 EF FNDP 135/1670 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 4573035 attempts, .
[[35mlola[0m][.] 53 EF FNDP 135/3470 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 4122952 attempts, .
[[35mlola[0m][.] 58 EF FNDP 135/3470 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 4009525 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 140/300 249/2000 DoubleExponent-PT-004-CTLFireability-2023-12 51671151 m, 365999 m/sec, 51671150 t fired, .
[[35mlola[0m][.] 52 EF FNDP 140/1665 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 4731999 attempts, .
[[35mlola[0m][.] 53 EF FNDP 140/3465 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 4279505 attempts, .
[[35mlola[0m][.] 58 EF FNDP 140/3465 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 4147987 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 145/300 258/2000 DoubleExponent-PT-004-CTLFireability-2023-12 53573027 m, 380375 m/sec, 53573027 t fired, .
[[35mlola[0m][.] 52 EF FNDP 145/1660 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 4901596 attempts, .
[[35mlola[0m][.] 53 EF FNDP 145/3460 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 4415977 attempts, .
[[35mlola[0m][.] 58 EF FNDP 145/3460 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 4280706 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 150/300 266/2000 DoubleExponent-PT-004-CTLFireability-2023-12 55352652 m, 355925 m/sec, 55352652 t fired, .
[[35mlola[0m][.] 52 EF FNDP 150/1655 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 5069925 attempts, .
[[35mlola[0m][.] 53 EF FNDP 150/3455 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 4616265 attempts, .
[[35mlola[0m][.] 58 EF FNDP 150/3455 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 4429082 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 155/300 275/2000 DoubleExponent-PT-004-CTLFireability-2023-12 57226980 m, 374865 m/sec, 57226979 t fired, .
[[35mlola[0m][.] 52 EF FNDP 155/1650 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 5209559 attempts, .
[[35mlola[0m][.] 53 EF FNDP 155/3450 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 4764997 attempts, .
[[35mlola[0m][.] 58 EF FNDP 155/3450 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 4601594 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 160/300 284/2000 DoubleExponent-PT-004-CTLFireability-2023-12 59118710 m, 378346 m/sec, 59118710 t fired, .
[[35mlola[0m][.] 52 EF FNDP 160/1645 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 5342782 attempts, .
[[35mlola[0m][.] 53 EF FNDP 160/3445 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 4901692 attempts, .
[[35mlola[0m][.] 58 EF FNDP 160/3445 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 4767495 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 165/300 293/2000 DoubleExponent-PT-004-CTLFireability-2023-12 60833762 m, 343010 m/sec, 60833762 t fired, .
[[35mlola[0m][.] 52 EF FNDP 165/1640 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 5496128 attempts, .
[[35mlola[0m][.] 53 EF FNDP 165/3440 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 5059186 attempts, .
[[35mlola[0m][.] 58 EF FNDP 165/3440 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 4923463 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 170/300 301/2000 DoubleExponent-PT-004-CTLFireability-2023-12 62667563 m, 366760 m/sec, 62667563 t fired, .
[[35mlola[0m][.] 52 EF FNDP 170/1635 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 5648528 attempts, .
[[35mlola[0m][.] 53 EF FNDP 170/3435 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 5241697 attempts, .
[[35mlola[0m][.] 58 EF FNDP 170/3435 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 5098043 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 175/300 309/2000 DoubleExponent-PT-004-CTLFireability-2023-12 64260991 m, 318685 m/sec, 64260991 t fired, .
[[35mlola[0m][.] 52 EF FNDP 175/1630 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 5828415 attempts, .
[[35mlola[0m][.] 53 EF FNDP 175/3430 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 5433910 attempts, .
[[35mlola[0m][.] 58 EF FNDP 175/3430 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 5300408 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 180/300 318/2000 DoubleExponent-PT-004-CTLFireability-2023-12 66113618 m, 370525 m/sec, 66113617 t fired, .
[[35mlola[0m][.] 52 EF FNDP 180/1625 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 5962134 attempts, .
[[35mlola[0m][.] 53 EF FNDP 180/3425 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 5569748 attempts, .
[[35mlola[0m][.] 58 EF FNDP 180/3425 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 5467280 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 185/300 327/2000 DoubleExponent-PT-004-CTLFireability-2023-12 67992612 m, 375798 m/sec, 67992612 t fired, .
[[35mlola[0m][.] 52 EF FNDP 185/1620 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 6122774 attempts, .
[[35mlola[0m][.] 53 EF FNDP 185/3420 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 5705081 attempts, .
[[35mlola[0m][.] 58 EF FNDP 185/3420 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 5608541 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 190/300 335/2000 DoubleExponent-PT-004-CTLFireability-2023-12 69726558 m, 346789 m/sec, 69726558 t fired, .
[[35mlola[0m][.] 52 EF FNDP 190/1615 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 6287408 attempts, .
[[35mlola[0m][.] 53 EF FNDP 190/3415 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 5878836 attempts, .
[[35mlola[0m][.] 58 EF FNDP 190/3415 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 5768693 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 195/300 344/2000 DoubleExponent-PT-004-CTLFireability-2023-12 71559116 m, 366511 m/sec, 71559115 t fired, .
[[35mlola[0m][.] 52 EF FNDP 195/1610 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 6422057 attempts, .
[[35mlola[0m][.] 53 EF FNDP 195/3410 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 6017678 attempts, .
[[35mlola[0m][.] 58 EF FNDP 195/3410 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 5937227 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 200/300 352/2000 DoubleExponent-PT-004-CTLFireability-2023-12 73314452 m, 351067 m/sec, 73314452 t fired, .
[[35mlola[0m][.] 52 EF FNDP 200/1605 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 6576969 attempts, .
[[35mlola[0m][.] 53 EF FNDP 200/3405 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 6176990 attempts, .
[[35mlola[0m][.] 58 EF FNDP 200/3405 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 6104723 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 205/300 360/2000 DoubleExponent-PT-004-CTLFireability-2023-12 74952729 m, 327655 m/sec, 74952730 t fired, .
[[35mlola[0m][.] 52 EF FNDP 205/1600 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 6724407 attempts, .
[[35mlola[0m][.] 53 EF FNDP 205/3400 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 6363825 attempts, .
[[35mlola[0m][.] 58 EF FNDP 205/3400 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 6284505 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 210/300 369/2000 DoubleExponent-PT-004-CTLFireability-2023-12 76810266 m, 371507 m/sec, 76810266 t fired, .
[[35mlola[0m][.] 52 EF FNDP 210/1595 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 6858954 attempts, .
[[35mlola[0m][.] 53 EF FNDP 210/3395 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 6538343 attempts, .
[[35mlola[0m][.] 58 EF FNDP 210/3395 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 6416958 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 215/300 378/2000 DoubleExponent-PT-004-CTLFireability-2023-12 78681698 m, 374286 m/sec, 78681698 t fired, .
[[35mlola[0m][.] 52 EF FNDP 215/1590 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 6993168 attempts, .
[[35mlola[0m][.] 53 EF FNDP 215/3390 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 6713303 attempts, .
[[35mlola[0m][.] 58 EF FNDP 215/3390 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 6549848 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 220/300 387/2000 DoubleExponent-PT-004-CTLFireability-2023-12 80566212 m, 376902 m/sec, 80566212 t fired, .
[[35mlola[0m][.] 52 EF FNDP 220/1585 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 7144259 attempts, .
[[35mlola[0m][.] 53 EF FNDP 220/3385 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 6869962 attempts, .
[[35mlola[0m][.] 58 EF FNDP 220/3385 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 6682418 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 225/300 396/2000 DoubleExponent-PT-004-CTLFireability-2023-12 82429254 m, 372608 m/sec, 82429253 t fired, .
[[35mlola[0m][.] 52 EF FNDP 225/1580 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 7313710 attempts, .
[[35mlola[0m][.] 53 EF FNDP 225/3380 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 7006753 attempts, .
[[35mlola[0m][.] 58 EF FNDP 225/3380 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 6814887 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 230/300 404/2000 DoubleExponent-PT-004-CTLFireability-2023-12 84092687 m, 332686 m/sec, 84092688 t fired, .
[[35mlola[0m][.] 52 EF FNDP 230/1575 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 7485571 attempts, .
[[35mlola[0m][.] 53 EF FNDP 230/3375 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 7233345 attempts, .
[[35mlola[0m][.] 58 EF FNDP 230/3375 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 7025223 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 235/300 413/2000 DoubleExponent-PT-004-CTLFireability-2023-12 85962092 m, 373881 m/sec, 85962091 t fired, .
[[35mlola[0m][.] 52 EF FNDP 235/1570 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 7626042 attempts, .
[[35mlola[0m][.] 53 EF FNDP 235/3370 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 7419047 attempts, .
[[35mlola[0m][.] 58 EF FNDP 235/3370 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 7184188 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 240/300 422/2000 DoubleExponent-PT-004-CTLFireability-2023-12 87854827 m, 378547 m/sec, 87854827 t fired, .
[[35mlola[0m][.] 52 EF FNDP 240/1565 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 7759312 attempts, .
[[35mlola[0m][.] 53 EF FNDP 240/3365 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 7594156 attempts, .
[[35mlola[0m][.] 58 EF FNDP 240/3365 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 7316252 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 245/300 431/2000 DoubleExponent-PT-004-CTLFireability-2023-12 89707935 m, 370621 m/sec, 89707935 t fired, .
[[35mlola[0m][.] 52 EF FNDP 245/1560 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 7892879 attempts, .
[[35mlola[0m][.] 53 EF FNDP 245/3360 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 7769628 attempts, .
[[35mlola[0m][.] 58 EF FNDP 245/3360 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 7448512 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 250/300 439/2000 DoubleExponent-PT-004-CTLFireability-2023-12 91571630 m, 372739 m/sec, 91571629 t fired, .
[[35mlola[0m][.] 52 EF FNDP 250/1555 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 8056696 attempts, .
[[35mlola[0m][.] 53 EF FNDP 250/3355 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 7912325 attempts, .
[[35mlola[0m][.] 58 EF FNDP 250/3355 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 7580750 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 255/300 448/2000 DoubleExponent-PT-004-CTLFireability-2023-12 93437640 m, 373202 m/sec, 93437640 t fired, .
[[35mlola[0m][.] 52 EF FNDP 255/1550 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 8226386 attempts, .
[[35mlola[0m][.] 53 EF FNDP 255/3350 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 8049269 attempts, .
[[35mlola[0m][.] 58 EF FNDP 255/3350 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 7713088 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 260/300 457/2000 DoubleExponent-PT-004-CTLFireability-2023-12 95309988 m, 374469 m/sec, 95309989 t fired, .
[[35mlola[0m][.] 52 EF FNDP 260/1545 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 8397367 attempts, .
[[35mlola[0m][.] 53 EF FNDP 260/3345 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 8185110 attempts, .
[[35mlola[0m][.] 58 EF FNDP 260/3345 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 7845269 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 265/300 466/2000 DoubleExponent-PT-004-CTLFireability-2023-12 97163728 m, 370748 m/sec, 97163728 t fired, .
[[35mlola[0m][.] 52 EF FNDP 265/1540 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 8567656 attempts, .
[[35mlola[0m][.] 53 EF FNDP 265/3340 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 8320814 attempts, .
[[35mlola[0m][.] 58 EF FNDP 265/3340 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 7977357 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 270/300 475/2000 DoubleExponent-PT-004-CTLFireability-2023-12 99023616 m, 371977 m/sec, 99023616 t fired, .
[[35mlola[0m][.] 52 EF FNDP 270/1535 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 8737445 attempts, .
[[35mlola[0m][.] 53 EF FNDP 270/3335 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 8456447 attempts, .
[[35mlola[0m][.] 58 EF FNDP 270/3335 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 8110262 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 275/300 484/2000 DoubleExponent-PT-004-CTLFireability-2023-12 100905544 m, 376385 m/sec, 100905543 t fired, .
[[35mlola[0m][.] 52 EF FNDP 275/1530 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 8907488 attempts, .
[[35mlola[0m][.] 53 EF FNDP 275/3330 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 8592192 attempts, .
[[35mlola[0m][.] 58 EF FNDP 275/3330 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 8242522 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 280/300 493/2000 DoubleExponent-PT-004-CTLFireability-2023-12 102762910 m, 371473 m/sec, 102762910 t fired, .
[[35mlola[0m][.] 52 EF FNDP 280/1525 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 9077420 attempts, .
[[35mlola[0m][.] 53 EF FNDP 280/3325 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 8727071 attempts, .
[[35mlola[0m][.] 58 EF FNDP 280/3325 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 8375527 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 285/300 502/2000 DoubleExponent-PT-004-CTLFireability-2023-12 104624079 m, 372233 m/sec, 104624079 t fired, .
[[35mlola[0m][.] 52 EF FNDP 285/1520 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 9247046 attempts, .
[[35mlola[0m][.] 53 EF FNDP 285/3320 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 8862084 attempts, .
[[35mlola[0m][.] 58 EF FNDP 285/3320 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 8508194 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 290/300 511/2000 DoubleExponent-PT-004-CTLFireability-2023-12 106483025 m, 371789 m/sec, 106483024 t fired, .
[[35mlola[0m][.] 52 EF FNDP 290/1515 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 9417483 attempts, .
[[35mlola[0m][.] 53 EF FNDP 290/3315 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 8997354 attempts, .
[[35mlola[0m][.] 58 EF FNDP 290/3315 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 8641077 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 295/300 520/2000 DoubleExponent-PT-004-CTLFireability-2023-12 108371146 m, 377624 m/sec, 108371145 t fired, .
[[35mlola[0m][.] 52 EF FNDP 295/1510 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 9587846 attempts, .
[[35mlola[0m][.] 53 EF FNDP 295/3310 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 9132749 attempts, .
[[35mlola[0m][.] 58 EF FNDP 295/3310 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 8772509 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 300/300 528/2000 DoubleExponent-PT-004-CTLFireability-2023-12 110222433 m, 370257 m/sec, 110222434 t fired, .
[[35mlola[0m][.] 52 EF FNDP 300/1505 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 9756945 attempts, .
[[35mlola[0m][.] 53 EF FNDP 300/3305 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 9270293 attempts, .
[[35mlola[0m][.] 58 EF FNDP 300/3305 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 8905772 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for DoubleExponent-PT-004-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 52 EF FNDP 305/1500 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 9927840 attempts, .
[[35mlola[0m][.] 53 EF FNDP 305/3300 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 9405217 attempts, .
[[35mlola[0m][.] 58 EF FNDP 305/3300 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 9036705 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DoubleExponent-PT-004-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 5/299 13/2000 DoubleExponent-PT-004-CTLFireability-2024-11 2432297 m, 486459 m/sec, 2432297 t fired, .
[[35mlola[0m][.] 52 EF FNDP 310/1495 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 10099089 attempts, .
[[35mlola[0m][.] 53 EF FNDP 310/3295 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 9538728 attempts, .
[[35mlola[0m][.] 58 EF FNDP 310/3295 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 9167881 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 10/299 25/2000 DoubleExponent-PT-004-CTLFireability-2024-11 4730132 m, 459567 m/sec, 4730132 t fired, .
[[35mlola[0m][.] 52 EF FNDP 315/1490 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 10269140 attempts, .
[[35mlola[0m][.] 53 EF FNDP 315/3290 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 9673669 attempts, .
[[35mlola[0m][.] 58 EF FNDP 315/3290 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 9299967 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 15/299 35/2000 DoubleExponent-PT-004-CTLFireability-2024-11 6992146 m, 452402 m/sec, 6992146 t fired, .
[[35mlola[0m][.] 52 EF FNDP 320/1485 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 10438822 attempts, .
[[35mlola[0m][.] 53 EF FNDP 320/3285 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 9808972 attempts, .
[[35mlola[0m][.] 58 EF FNDP 320/3285 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 9432126 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 20/299 46/2000 DoubleExponent-PT-004-CTLFireability-2024-11 9242439 m, 450058 m/sec, 9242439 t fired, .
[[35mlola[0m][.] 52 EF FNDP 325/1480 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 10608869 attempts, .
[[35mlola[0m][.] 53 EF FNDP 325/3280 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 9944415 attempts, .
[[35mlola[0m][.] 58 EF FNDP 325/3280 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 9565065 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 25/299 57/2000 DoubleExponent-PT-004-CTLFireability-2024-11 11477598 m, 447031 m/sec, 11477597 t fired, .
[[35mlola[0m][.] 52 EF FNDP 330/1475 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 10776223 attempts, .
[[35mlola[0m][.] 53 EF FNDP 330/3275 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 10086212 attempts, .
[[35mlola[0m][.] 58 EF FNDP 330/3275 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 9697145 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 30/299 68/2000 DoubleExponent-PT-004-CTLFireability-2024-11 13712122 m, 446904 m/sec, 13712122 t fired, .
[[35mlola[0m][.] 52 EF FNDP 335/1470 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 10945802 attempts, .
[[35mlola[0m][.] 53 EF FNDP 335/3270 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 10221269 attempts, .
[[35mlola[0m][.] 58 EF FNDP 335/3270 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 9829107 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 35/299 78/2000 DoubleExponent-PT-004-CTLFireability-2024-11 15938289 m, 445233 m/sec, 15938288 t fired, .
[[35mlola[0m][.] 52 EF FNDP 340/1465 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 11115800 attempts, .
[[35mlola[0m][.] 53 EF FNDP 340/3265 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 10355796 attempts, .
[[35mlola[0m][.] 58 EF FNDP 340/3265 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 9961111 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 40/299 89/2000 DoubleExponent-PT-004-CTLFireability-2024-11 18113403 m, 435022 m/sec, 18113402 t fired, .
[[35mlola[0m][.] 52 EF FNDP 345/1460 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 11287266 attempts, .
[[35mlola[0m][.] 53 EF FNDP 345/3260 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 10489949 attempts, .
[[35mlola[0m][.] 58 EF FNDP 345/3260 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 10091596 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 45/299 99/2000 DoubleExponent-PT-004-CTLFireability-2024-11 20277881 m, 432895 m/sec, 20277881 t fired, .
[[35mlola[0m][.] 52 EF FNDP 350/1455 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 11459227 attempts, .
[[35mlola[0m][.] 53 EF FNDP 350/3255 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 10623237 attempts, .
[[35mlola[0m][.] 58 EF FNDP 350/3255 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 10221931 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 50/299 109/2000 DoubleExponent-PT-004-CTLFireability-2024-11 22426675 m, 429758 m/sec, 22426675 t fired, .
[[35mlola[0m][.] 52 EF FNDP 355/1450 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 11631806 attempts, .
[[35mlola[0m][.] 53 EF FNDP 355/3250 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 10756222 attempts, .
[[35mlola[0m][.] 58 EF FNDP 355/3250 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 10352174 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 55/299 120/2000 DoubleExponent-PT-004-CTLFireability-2024-11 24585754 m, 431815 m/sec, 24585753 t fired, .
[[35mlola[0m][.] 52 EF FNDP 360/1445 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 11803631 attempts, .
[[35mlola[0m][.] 53 EF FNDP 360/3245 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 10889024 attempts, .
[[35mlola[0m][.] 58 EF FNDP 360/3245 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 10482988 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 60/299 130/2000 DoubleExponent-PT-004-CTLFireability-2024-11 26739705 m, 430790 m/sec, 26739706 t fired, .
[[35mlola[0m][.] 52 EF FNDP 365/1440 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 11975455 attempts, .
[[35mlola[0m][.] 53 EF FNDP 365/3240 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 11021749 attempts, .
[[35mlola[0m][.] 58 EF FNDP 365/3240 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 10613521 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 65/299 140/2000 DoubleExponent-PT-004-CTLFireability-2024-11 28883234 m, 428705 m/sec, 28883233 t fired, .
[[35mlola[0m][.] 52 EF FNDP 370/1435 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 12147740 attempts, .
[[35mlola[0m][.] 53 EF FNDP 370/3235 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 11154380 attempts, .
[[35mlola[0m][.] 58 EF FNDP 370/3235 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 10743958 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 70/299 150/2000 DoubleExponent-PT-004-CTLFireability-2024-11 31062890 m, 435931 m/sec, 31062890 t fired, .
[[35mlola[0m][.] 52 EF FNDP 375/1430 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 12320219 attempts, .
[[35mlola[0m][.] 53 EF FNDP 375/3230 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 11286275 attempts, .
[[35mlola[0m][.] 58 EF FNDP 375/3230 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 10874205 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 75/299 161/2000 DoubleExponent-PT-004-CTLFireability-2024-11 33235777 m, 434577 m/sec, 33235777 t fired, .
[[35mlola[0m][.] 52 EF FNDP 380/1425 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 12491560 attempts, .
[[35mlola[0m][.] 53 EF FNDP 380/3225 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 11419577 attempts, .
[[35mlola[0m][.] 58 EF FNDP 380/3225 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 11005055 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 80/299 171/2000 DoubleExponent-PT-004-CTLFireability-2024-11 35405512 m, 433947 m/sec, 35405512 t fired, .
[[35mlola[0m][.] 52 EF FNDP 385/1420 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 12659205 attempts, .
[[35mlola[0m][.] 53 EF FNDP 385/3220 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 11552449 attempts, .
[[35mlola[0m][.] 58 EF FNDP 385/3220 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 11135712 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 85/299 182/2000 DoubleExponent-PT-004-CTLFireability-2024-11 37638120 m, 446521 m/sec, 37638120 t fired, .
[[35mlola[0m][.] 52 EF FNDP 390/1415 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 12825585 attempts, .
[[35mlola[0m][.] 53 EF FNDP 390/3215 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 11687303 attempts, .
[[35mlola[0m][.] 58 EF FNDP 390/3215 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 11269244 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 90/299 192/2000 DoubleExponent-PT-004-CTLFireability-2024-11 39856288 m, 443633 m/sec, 39856288 t fired, .
[[35mlola[0m][.] 52 EF FNDP 395/1410 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 12991784 attempts, .
[[35mlola[0m][.] 53 EF FNDP 395/3210 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 11823215 attempts, .
[[35mlola[0m][.] 58 EF FNDP 395/3210 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 11402894 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 95/299 203/2000 DoubleExponent-PT-004-CTLFireability-2024-11 42066695 m, 442081 m/sec, 42066695 t fired, .
[[35mlola[0m][.] 52 EF FNDP 400/1405 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 13157137 attempts, .
[[35mlola[0m][.] 53 EF FNDP 400/3205 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 11958241 attempts, .
[[35mlola[0m][.] 58 EF FNDP 400/3205 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 11535897 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 100/299 214/2000 DoubleExponent-PT-004-CTLFireability-2024-11 44283419 m, 443344 m/sec, 44283419 t fired, .
[[35mlola[0m][.] 52 EF FNDP 405/1400 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 13322814 attempts, .
[[35mlola[0m][.] 53 EF FNDP 405/3200 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 12092651 attempts, .
[[35mlola[0m][.] 58 EF FNDP 405/3200 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 11668587 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 105/299 224/2000 DoubleExponent-PT-004-CTLFireability-2024-11 46471418 m, 437599 m/sec, 46471418 t fired, .
[[35mlola[0m][.] 52 EF FNDP 410/1395 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 13490929 attempts, .
[[35mlola[0m][.] 53 EF FNDP 410/3195 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 12230572 attempts, .
[[35mlola[0m][.] 58 EF FNDP 410/3195 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 11801919 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 110/299 235/2000 DoubleExponent-PT-004-CTLFireability-2024-11 48680767 m, 441869 m/sec, 48680768 t fired, .
[[35mlola[0m][.] 52 EF FNDP 415/1390 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 13661759 attempts, .
[[35mlola[0m][.] 53 EF FNDP 415/3190 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 12364752 attempts, .
[[35mlola[0m][.] 58 EF FNDP 415/3190 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 11934054 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 115/299 245/2000 DoubleExponent-PT-004-CTLFireability-2024-11 50864544 m, 436755 m/sec, 50864544 t fired, .
[[35mlola[0m][.] 52 EF FNDP 420/1385 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 13832597 attempts, .
[[35mlola[0m][.] 53 EF FNDP 420/3185 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 12498716 attempts, .
[[35mlola[0m][.] 58 EF FNDP 420/3185 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 12066314 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 120/299 256/2000 DoubleExponent-PT-004-CTLFireability-2024-11 53073027 m, 441696 m/sec, 53073027 t fired, .
[[35mlola[0m][.] 52 EF FNDP 425/1380 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 14003290 attempts, .
[[35mlola[0m][.] 53 EF FNDP 425/3180 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 12633056 attempts, .
[[35mlola[0m][.] 58 EF FNDP 425/3180 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 12197894 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 125/299 266/2000 DoubleExponent-PT-004-CTLFireability-2024-11 55291530 m, 443700 m/sec, 55291530 t fired, .
[[35mlola[0m][.] 52 EF FNDP 430/1375 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 14165671 attempts, .
[[35mlola[0m][.] 53 EF FNDP 430/3175 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 12767786 attempts, .
[[35mlola[0m][.] 58 EF FNDP 430/3175 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 12329679 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 130/299 277/2000 DoubleExponent-PT-004-CTLFireability-2024-11 57497621 m, 441218 m/sec, 57497620 t fired, .
[[35mlola[0m][.] 52 EF FNDP 435/1370 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 14334201 attempts, .
[[35mlola[0m][.] 53 EF FNDP 435/3170 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 12901766 attempts, .
[[35mlola[0m][.] 58 EF FNDP 435/3170 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 12461922 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 135/299 287/2000 DoubleExponent-PT-004-CTLFireability-2024-11 59699710 m, 440417 m/sec, 59699710 t fired, .
[[35mlola[0m][.] 52 EF FNDP 440/1365 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 14507019 attempts, .
[[35mlola[0m][.] 53 EF FNDP 440/3165 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 13035640 attempts, .
[[35mlola[0m][.] 58 EF FNDP 440/3165 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 12594833 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 140/299 298/2000 DoubleExponent-PT-004-CTLFireability-2024-11 61884741 m, 437006 m/sec, 61884740 t fired, .
[[35mlola[0m][.] 52 EF FNDP 445/1360 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 14681127 attempts, .
[[35mlola[0m][.] 53 EF FNDP 445/3160 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 13169971 attempts, .
[[35mlola[0m][.] 58 EF FNDP 445/3160 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 12726700 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 145/299 308/2000 DoubleExponent-PT-004-CTLFireability-2024-11 64102570 m, 443565 m/sec, 64102570 t fired, .
[[35mlola[0m][.] 52 EF FNDP 450/1355 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 14855110 attempts, .
[[35mlola[0m][.] 53 EF FNDP 450/3155 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 13304678 attempts, .
[[35mlola[0m][.] 58 EF FNDP 450/3155 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 12859037 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 150/299 319/2000 DoubleExponent-PT-004-CTLFireability-2024-11 66279721 m, 435430 m/sec, 66279721 t fired, .
[[35mlola[0m][.] 52 EF FNDP 455/1350 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 15029105 attempts, .
[[35mlola[0m][.] 53 EF FNDP 455/3150 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 13438932 attempts, .
[[35mlola[0m][.] 58 EF FNDP 455/3150 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 12990899 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 155/299 329/2000 DoubleExponent-PT-004-CTLFireability-2024-11 68474604 m, 438976 m/sec, 68474604 t fired, .
[[35mlola[0m][.] 52 EF FNDP 460/1345 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 15200637 attempts, .
[[35mlola[0m][.] 53 EF FNDP 460/3145 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 13575024 attempts, .
[[35mlola[0m][.] 58 EF FNDP 460/3145 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 13125161 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 160/299 335/2000 DoubleExponent-PT-004-CTLFireability-2024-11 69777522 m, 260583 m/sec, 69777522 t fired, .
[[35mlola[0m][.] 52 EF FNDP 465/1340 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 15320649 attempts, .
[[35mlola[0m][.] 53 EF FNDP 465/3140 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 13695132 attempts, .
[[35mlola[0m][.] 58 EF FNDP 465/3140 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 13241651 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-01: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDoubleExponent-PT-004-CTLFireability-2024-03: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2024-05: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDoubleExponent-PT-004-CTLFireability-2023-14: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-04: EF 0 1 1 0 2 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-08: DISJ 0 2 1 0 3 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-13: EF 0 2 1 0 1 0 0 0
[[35mlola[0m][.] DoubleExponent-PT-004-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 CTL EXCL 197/299 336/2000 DoubleExponent-PT-004-CTLFireability-2024-11 69821406 m, 8776 m/sec, 69821405 t fired, .
[[35mlola[0m][.] 52 EF FNDP 505/1335 0/5 DoubleExponent-PT-004-CTLFireability-2024-04 15324853 attempts, .
[[35mlola[0m][.] 53 EF FNDP 507/3135 0/5 DoubleExponent-PT-004-CTLFireability-2024-08 13700286 attempts, .
[[35mlola[0m][.] 58 EF FNDP 509/3135 0/5 DoubleExponent-PT-004-CTLFireability-2023-13 13245925 attempts, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DoubleExponent-PT-004"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DoubleExponent-PT-004, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134500546"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DoubleExponent-PT-004.tgz
mv DoubleExponent-PT-004 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;