About the Execution of LoLA for Diffusion2D-PT-D50N100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7552.056 | 1101246.00 | 1199440.00 | 3464.50 | TFFFFFFFFT?FFFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134000348.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Diffusion2D-PT-D50N100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134000348
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 7.8M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 107K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Apr 22 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K May 19 07:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K May 19 18:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 11 14:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Apr 11 14:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 14:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Apr 11 14:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 7.3M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-00
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-01
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-02
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-03
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-04
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-05
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-06
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-07
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-08
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-09
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-10
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-11
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-12
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-13
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-14
FORMULA_NAME Diffusion2D-PT-D50N100-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717026342298
FORMULA Diffusion2D-PT-D50N100-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D50N100-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mDiffusion2D-PT-D50N100-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mDiffusion2D-PT-D50N100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m] [1m[33mDiffusion2D-PT-D50N100-LTLFireability-10: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1101 secs. Pages in use: 200
BK_STOP 1717027443544
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-12: AG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-15: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 Diffusion2D-PT-D50N100-LTLFireability-08
[[35mlola[0m][I] time limit : 198 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-12: AG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 18 Diffusion2D-PT-D50N100-LTLFireability-06
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 Diffusion2D-PT-D50N100-LTLFireability-02
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 40 Diffusion2D-PT-D50N100-LTLFireability-12
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 40 Diffusion2D-PT-D50N100-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 40 Diffusion2D-PT-D50N100-LTLFireability-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for Diffusion2D-PT-D50N100-LTLFireability-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for Diffusion2D-PT-D50N100-LTLFireability-12 (obsolete)
[[35mlola[0m][W] CANCELED task # 59 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-12 (obsolete)
[*** LOG ERROR #0001 ***] [2024-05-29 23:46:10] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for Diffusion2D-PT-D50N100-LTLFireability-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 Diffusion2D-PT-D50N100-LTLFireability-07
[[35mlola[0m][I] time limit : 274 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 Diffusion2D-PT-D50N100-LTLFireability-03
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 423
[[35mlola[0m][I] fired transitions : 423
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 Diffusion2D-PT-D50N100-LTLFireability-04
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 16750
[[35mlola[0m][I] fired transitions : 30006
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 49 Diffusion2D-PT-D50N100-LTLFireability-15
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 423
[[35mlola[0m][I] fired transitions : 423
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 Diffusion2D-PT-D50N100-LTLFireability-14
[[35mlola[0m][I] time limit : 445 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 423
[[35mlola[0m][I] fired transitions : 423
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 Diffusion2D-PT-D50N100-LTLFireability-13
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 423
[[35mlola[0m][I] fired transitions : 423
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 Diffusion2D-PT-D50N100-LTLFireability-05
[[35mlola[0m][I] time limit : 593 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 33360
[[35mlola[0m][I] fired transitions : 58821
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Diffusion2D-PT-D50N100-LTLFireability-11
[[35mlola[0m][I] time limit : 712 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 1/712 1/2000 Diffusion2D-PT-D50N100-LTLFireability-11 26730 m, 5346 m/sec, 48395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 6/712 3/2000 Diffusion2D-PT-D50N100-LTLFireability-11 184408 m, 31535 m/sec, 299281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 11/712 5/2000 Diffusion2D-PT-D50N100-LTLFireability-11 339940 m, 31106 m/sec, 548102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 16/712 8/2000 Diffusion2D-PT-D50N100-LTLFireability-11 495199 m, 31051 m/sec, 796542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 21/712 10/2000 Diffusion2D-PT-D50N100-LTLFireability-11 649694 m, 30899 m/sec, 1043595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 26/712 12/2000 Diffusion2D-PT-D50N100-LTLFireability-11 804040 m, 30869 m/sec, 1290432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 31/712 14/2000 Diffusion2D-PT-D50N100-LTLFireability-11 960172 m, 31226 m/sec, 1540234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 36/712 16/2000 Diffusion2D-PT-D50N100-LTLFireability-11 1115901 m, 31145 m/sec, 1789545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 41/712 18/2000 Diffusion2D-PT-D50N100-LTLFireability-11 1271219 m, 31063 m/sec, 2038116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 46/712 20/2000 Diffusion2D-PT-D50N100-LTLFireability-11 1426596 m, 31075 m/sec, 2286757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 51/712 22/2000 Diffusion2D-PT-D50N100-LTLFireability-11 1581532 m, 30987 m/sec, 2534504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 56/712 24/2000 Diffusion2D-PT-D50N100-LTLFireability-11 1737149 m, 31123 m/sec, 2783215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 61/712 26/2000 Diffusion2D-PT-D50N100-LTLFireability-11 1892502 m, 31070 m/sec, 3031538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 66/712 29/2000 Diffusion2D-PT-D50N100-LTLFireability-11 2047707 m, 31041 m/sec, 3279630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 71/712 31/2000 Diffusion2D-PT-D50N100-LTLFireability-11 2202668 m, 30992 m/sec, 3527404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 76/712 33/2000 Diffusion2D-PT-D50N100-LTLFireability-11 2357812 m, 31028 m/sec, 3775370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 81/712 35/2000 Diffusion2D-PT-D50N100-LTLFireability-11 2512744 m, 30986 m/sec, 4023924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 86/712 37/2000 Diffusion2D-PT-D50N100-LTLFireability-11 2665453 m, 30541 m/sec, 4268409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 91/712 38/2000 Diffusion2D-PT-D50N100-LTLFireability-11 2818095 m, 30528 m/sec, 4511912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 96/712 40/2000 Diffusion2D-PT-D50N100-LTLFireability-11 2970721 m, 30525 m/sec, 4755843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 101/712 42/2000 Diffusion2D-PT-D50N100-LTLFireability-11 3123241 m, 30504 m/sec, 4999292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 106/712 44/2000 Diffusion2D-PT-D50N100-LTLFireability-11 3275797 m, 30511 m/sec, 5242946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 111/712 46/2000 Diffusion2D-PT-D50N100-LTLFireability-11 3427892 m, 30419 m/sec, 5486518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 116/712 47/2000 Diffusion2D-PT-D50N100-LTLFireability-11 3581163 m, 30654 m/sec, 5730924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 121/712 49/2000 Diffusion2D-PT-D50N100-LTLFireability-11 3734563 m, 30680 m/sec, 5975971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 126/712 51/2000 Diffusion2D-PT-D50N100-LTLFireability-11 3887634 m, 30614 m/sec, 6220322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 131/712 53/2000 Diffusion2D-PT-D50N100-LTLFireability-11 4040377 m, 30548 m/sec, 6464246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 136/712 55/2000 Diffusion2D-PT-D50N100-LTLFireability-11 4191203 m, 30165 m/sec, 6705967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 141/712 56/2000 Diffusion2D-PT-D50N100-LTLFireability-11 4342475 m, 30254 m/sec, 6946863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 146/712 58/2000 Diffusion2D-PT-D50N100-LTLFireability-11 4493789 m, 30262 m/sec, 7188722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 151/712 60/2000 Diffusion2D-PT-D50N100-LTLFireability-11 4644555 m, 30153 m/sec, 7429375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 156/712 62/2000 Diffusion2D-PT-D50N100-LTLFireability-11 4795246 m, 30138 m/sec, 7670549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 161/712 64/2000 Diffusion2D-PT-D50N100-LTLFireability-11 4946386 m, 30228 m/sec, 7911744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 166/712 65/2000 Diffusion2D-PT-D50N100-LTLFireability-11 5098620 m, 30446 m/sec, 8155831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 171/712 68/2000 Diffusion2D-PT-D50N100-LTLFireability-11 5244921 m, 29260 m/sec, 8405309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 176/712 70/2000 Diffusion2D-PT-D50N100-LTLFireability-11 5384822 m, 27980 m/sec, 8650058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 181/712 72/2000 Diffusion2D-PT-D50N100-LTLFireability-11 5523710 m, 27777 m/sec, 8888895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 186/712 74/2000 Diffusion2D-PT-D50N100-LTLFireability-11 5659509 m, 27159 m/sec, 9128318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 191/712 76/2000 Diffusion2D-PT-D50N100-LTLFireability-11 5792187 m, 26535 m/sec, 9364646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 196/712 78/2000 Diffusion2D-PT-D50N100-LTLFireability-11 5924872 m, 26537 m/sec, 9602577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6030742
[[35mlola[0m][I] fired transitions : 9786040
[[35mlola[0m][I] time used : 200
[[35mlola[0m][I] memory pages used : 80
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Diffusion2D-PT-D50N100-LTLFireability-10
[[35mlola[0m][I] time limit : 840 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 1/840 1/2000 Diffusion2D-PT-D50N100-LTLFireability-10 27130 m, 5426 m/sec, 55574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 6/840 3/2000 Diffusion2D-PT-D50N100-LTLFireability-10 143281 m, 23230 m/sec, 346848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 11/840 4/2000 Diffusion2D-PT-D50N100-LTLFireability-10 257398 m, 22823 m/sec, 633443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 16/840 6/2000 Diffusion2D-PT-D50N100-LTLFireability-10 371223 m, 22765 m/sec, 919476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 21/840 7/2000 Diffusion2D-PT-D50N100-LTLFireability-10 484528 m, 22661 m/sec, 1204296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 26/840 9/2000 Diffusion2D-PT-D50N100-LTLFireability-10 597753 m, 22645 m/sec, 1488913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 31/840 10/2000 Diffusion2D-PT-D50N100-LTLFireability-10 714132 m, 23275 m/sec, 1780629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 36/840 12/2000 Diffusion2D-PT-D50N100-LTLFireability-10 833943 m, 23962 m/sec, 2081687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 41/840 14/2000 Diffusion2D-PT-D50N100-LTLFireability-10 952069 m, 23625 m/sec, 2378401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 46/840 15/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1064953 m, 22576 m/sec, 2661430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 51/840 16/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1178130 m, 22635 m/sec, 2942370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 56/840 18/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1294039 m, 23181 m/sec, 3229622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 61/840 19/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1407348 m, 22661 m/sec, 3511104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 66/840 20/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1521319 m, 22794 m/sec, 3793970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 71/840 22/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1634941 m, 22724 m/sec, 4076037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 76/840 23/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1748075 m, 22626 m/sec, 4357339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 81/840 24/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1861712 m, 22727 m/sec, 4638863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 86/840 26/2000 Diffusion2D-PT-D50N100-LTLFireability-10 1979026 m, 23462 m/sec, 4930199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 91/840 27/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2093945 m, 22983 m/sec, 5216802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 96/840 29/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2201310 m, 21473 m/sec, 5501929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 101/840 30/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2304251 m, 20588 m/sec, 5783206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 106/840 32/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2405184 m, 20186 m/sec, 6058788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 111/840 33/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2504190 m, 19801 m/sec, 6325392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 116/840 35/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2601637 m, 19489 m/sec, 6597930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 121/840 36/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2697718 m, 19216 m/sec, 6870256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 126/840 38/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2796073 m, 19671 m/sec, 7145034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 131/840 39/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2890182 m, 18821 m/sec, 7412964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 136/840 40/2000 Diffusion2D-PT-D50N100-LTLFireability-10 2983300 m, 18623 m/sec, 7673723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 141/840 42/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3075827 m, 18505 m/sec, 7933734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 146/840 43/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3169436 m, 18721 m/sec, 8196013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 151/840 44/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3263563 m, 18825 m/sec, 8454221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 156/840 46/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3355321 m, 18351 m/sec, 8715226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 161/840 47/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3451541 m, 19244 m/sec, 8976716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 166/840 48/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3542238 m, 18139 m/sec, 9238023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 171/840 50/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3631784 m, 17909 m/sec, 9492143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 176/840 51/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3721155 m, 17874 m/sec, 9742529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 181/840 52/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3809239 m, 17616 m/sec, 9994656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 186/840 53/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3896044 m, 17361 m/sec, 10244208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 191/840 55/2000 Diffusion2D-PT-D50N100-LTLFireability-10 3981230 m, 17037 m/sec, 10492425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 196/840 56/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4068188 m, 17391 m/sec, 10739769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 201/840 57/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4157566 m, 17875 m/sec, 10990221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 206/840 58/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4245988 m, 17684 m/sec, 11242074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 211/840 60/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4336746 m, 18151 m/sec, 11508302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 216/840 61/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4428779 m, 18406 m/sec, 11775252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 221/840 62/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4521874 m, 18619 m/sec, 12035971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 226/840 63/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4609926 m, 17610 m/sec, 12284671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 231/840 64/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4695303 m, 17075 m/sec, 12535352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 236/840 66/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4783083 m, 17556 m/sec, 12788872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 241/840 67/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4869924 m, 17368 m/sec, 13038554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 246/840 68/2000 Diffusion2D-PT-D50N100-LTLFireability-10 4957562 m, 17527 m/sec, 13284915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 251/840 69/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5044305 m, 17348 m/sec, 13528423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 256/840 71/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5129397 m, 17018 m/sec, 13779832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 261/840 72/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5215159 m, 17152 m/sec, 14022882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 266/840 73/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5299725 m, 16913 m/sec, 14259596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 271/840 74/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5384634 m, 16981 m/sec, 14504676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 276/840 75/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5469862 m, 17045 m/sec, 14752782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 281/840 77/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5554313 m, 16890 m/sec, 14997817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 286/840 78/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5639409 m, 17019 m/sec, 15241141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 291/840 79/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5722247 m, 16567 m/sec, 15487558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 296/840 80/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5805244 m, 16599 m/sec, 15727846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 301/840 82/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5888837 m, 16718 m/sec, 15971464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 306/840 83/2000 Diffusion2D-PT-D50N100-LTLFireability-10 5972266 m, 16685 m/sec, 16208155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 311/840 84/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6055101 m, 16567 m/sec, 16447494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 316/840 85/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6141711 m, 17322 m/sec, 16697912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 321/840 86/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6228332 m, 17324 m/sec, 16947056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 326/840 87/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6313799 m, 17093 m/sec, 17202054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 331/840 88/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6401812 m, 17602 m/sec, 17449967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 336/840 89/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6487244 m, 17086 m/sec, 17698186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 341/840 91/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6573644 m, 17280 m/sec, 17948260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 346/840 92/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6659445 m, 17160 m/sec, 18197220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 351/840 93/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6744001 m, 16911 m/sec, 18439848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 356/840 94/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6825781 m, 16356 m/sec, 18676212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 361/840 95/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6907650 m, 16373 m/sec, 18907345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 366/840 96/2000 Diffusion2D-PT-D50N100-LTLFireability-10 6985862 m, 15642 m/sec, 19141753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 371/840 97/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7066791 m, 16185 m/sec, 19375878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 376/840 98/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7150256 m, 16693 m/sec, 19596614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 381/840 99/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7233472 m, 16643 m/sec, 19833984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 386/840 101/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7318584 m, 17022 m/sec, 20076672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 391/840 102/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7401448 m, 16572 m/sec, 20319320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 396/840 103/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7484480 m, 16606 m/sec, 20553847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 401/840 104/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7569228 m, 16949 m/sec, 20786528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 406/840 105/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7652180 m, 16590 m/sec, 21028395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 411/840 106/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7732739 m, 16111 m/sec, 21260308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 416/840 107/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7812896 m, 16031 m/sec, 21491282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 421/840 108/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7892641 m, 15949 m/sec, 21725277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 426/840 109/2000 Diffusion2D-PT-D50N100-LTLFireability-10 7975891 m, 16650 m/sec, 21966298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 431/840 110/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8054669 m, 15755 m/sec, 22201680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 436/840 111/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8137261 m, 16518 m/sec, 22442066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 441/840 112/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8216421 m, 15832 m/sec, 22669236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 446/840 114/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8295401 m, 15796 m/sec, 22896771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 451/840 115/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8371614 m, 15242 m/sec, 23118739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 456/840 116/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8449226 m, 15522 m/sec, 23337245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 461/840 117/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8526876 m, 15530 m/sec, 23556622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 466/840 118/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8605339 m, 15692 m/sec, 23791218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 471/840 119/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8686343 m, 16200 m/sec, 24031506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 476/840 120/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8766406 m, 16012 m/sec, 24265860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 481/840 121/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8847634 m, 16245 m/sec, 24500423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 486/840 122/2000 Diffusion2D-PT-D50N100-LTLFireability-10 8926148 m, 15702 m/sec, 24728738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 491/840 123/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9005600 m, 15890 m/sec, 24963359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 496/840 124/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9086441 m, 16168 m/sec, 25196106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 501/840 125/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9166329 m, 15977 m/sec, 25423917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 506/840 126/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9246812 m, 16096 m/sec, 25650835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 511/840 127/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9326411 m, 15919 m/sec, 25886223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 516/840 128/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9404745 m, 15666 m/sec, 26116437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 521/840 129/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9482433 m, 15537 m/sec, 26345077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 526/840 131/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9561523 m, 15818 m/sec, 26580082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 531/840 132/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9642994 m, 16294 m/sec, 26810018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 536/840 133/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9722073 m, 15815 m/sec, 27039694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 541/840 134/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9800343 m, 15654 m/sec, 27273374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 546/840 135/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9880146 m, 15960 m/sec, 27502410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 551/840 136/2000 Diffusion2D-PT-D50N100-LTLFireability-10 9957589 m, 15488 m/sec, 27736935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 556/840 137/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10036462 m, 15774 m/sec, 27970695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 561/840 138/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10114494 m, 15606 m/sec, 28201450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 566/840 139/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10194323 m, 15965 m/sec, 28431086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 571/840 140/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10273219 m, 15779 m/sec, 28658469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 576/840 141/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10351431 m, 15642 m/sec, 28887877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 581/840 142/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10429689 m, 15651 m/sec, 29119618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 586/840 144/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10507815 m, 15625 m/sec, 29353196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 591/840 145/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10585030 m, 15443 m/sec, 29577318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 596/840 146/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10663518 m, 15697 m/sec, 29807131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 601/840 147/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10741875 m, 15671 m/sec, 30038975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 606/840 148/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10820428 m, 15710 m/sec, 30267850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 611/840 149/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10900118 m, 15938 m/sec, 30489097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 616/840 150/2000 Diffusion2D-PT-D50N100-LTLFireability-10 10977551 m, 15486 m/sec, 30722992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 621/840 151/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11059527 m, 16395 m/sec, 30928381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 626/840 152/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11140971 m, 16288 m/sec, 31132918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 631/840 153/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11221876 m, 16181 m/sec, 31336122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 636/840 154/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11302636 m, 16152 m/sec, 31538881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 641/840 155/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11383026 m, 16078 m/sec, 31740775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 646/840 156/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11463548 m, 16104 m/sec, 31943066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 651/840 157/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11544064 m, 16103 m/sec, 32145241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 656/840 158/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11624455 m, 16078 m/sec, 32347335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 661/840 159/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11704498 m, 16008 m/sec, 32548665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 666/840 160/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11784783 m, 16057 m/sec, 32750332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 671/840 161/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11865267 m, 16096 m/sec, 32952349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 676/840 162/2000 Diffusion2D-PT-D50N100-LTLFireability-10 11946015 m, 16149 m/sec, 33154995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 681/840 163/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12027245 m, 16246 m/sec, 33357553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 686/840 164/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12108481 m, 16247 m/sec, 33559427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 691/840 165/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12189983 m, 16300 m/sec, 33761641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 696/840 166/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12271395 m, 16282 m/sec, 33963827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 701/840 167/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12352516 m, 16224 m/sec, 34165148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 706/840 168/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12432679 m, 16032 m/sec, 34364009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 711/840 169/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12513267 m, 16117 m/sec, 34564206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 716/840 170/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12594880 m, 16322 m/sec, 34766731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 721/840 171/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12677693 m, 16562 m/sec, 34972085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 726/840 172/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12757253 m, 15912 m/sec, 35170233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 731/840 172/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12839180 m, 16385 m/sec, 35373028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 736/840 173/2000 Diffusion2D-PT-D50N100-LTLFireability-10 12920199 m, 16203 m/sec, 35574105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 741/840 174/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13003151 m, 16590 m/sec, 35780144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 746/840 175/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13081285 m, 15626 m/sec, 35990598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 751/840 176/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13158112 m, 15365 m/sec, 36208222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 756/840 177/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13232415 m, 14860 m/sec, 36423534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 761/840 178/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13307768 m, 15070 m/sec, 36647401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 766/840 179/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13381836 m, 14813 m/sec, 36870810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 771/840 180/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13458386 m, 15310 m/sec, 37097607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 776/840 182/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13538039 m, 15930 m/sec, 37327320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 781/840 183/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13650285 m, 22449 m/sec, 37609296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 786/840 185/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13762128 m, 22368 m/sec, 37890152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 791/840 186/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13873274 m, 22229 m/sec, 38169382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 796/840 188/2000 Diffusion2D-PT-D50N100-LTLFireability-10 13984080 m, 22161 m/sec, 38447880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 801/840 189/2000 Diffusion2D-PT-D50N100-LTLFireability-10 14094801 m, 22144 m/sec, 38726236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 806/840 191/2000 Diffusion2D-PT-D50N100-LTLFireability-10 14205898 m, 22219 m/sec, 39005341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 811/840 192/2000 Diffusion2D-PT-D50N100-LTLFireability-10 14317117 m, 22243 m/sec, 39284431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 816/840 194/2000 Diffusion2D-PT-D50N100-LTLFireability-10 14428161 m, 22208 m/sec, 39563179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 821/840 195/2000 Diffusion2D-PT-D50N100-LTLFireability-10 14538607 m, 22089 m/sec, 39840616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 826/840 196/2000 Diffusion2D-PT-D50N100-LTLFireability-10 14648576 m, 21993 m/sec, 40113576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 831/840 198/2000 Diffusion2D-PT-D50N100-LTLFireability-10 14758322 m, 21949 m/sec, 40385921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 836/840 199/2000 Diffusion2D-PT-D50N100-LTLFireability-10 14867787 m, 21893 m/sec, 40657662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 Diffusion2D-PT-D50N100-LTLFireability-09
[[35mlola[0m][I] time limit : 839 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 Diffusion2D-PT-D50N100-LTLFireability-10
[[35mlola[0m][I] time limit : 2519 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D50N100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 5/839 2/5 Diffusion2D-PT-D50N100-LTLFireability-10 120865 m, -2949384 m/sec, 290913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D50N100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 10/839 4/5 Diffusion2D-PT-D50N100-LTLFireability-10 236618 m, 23150 m/sec, 581216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D50N100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 15/839 5/5 Diffusion2D-PT-D50N100-LTLFireability-10 351910 m, 23058 m/sec, 871087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 35 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D50N100-LTLFireability-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-12: AG false findpath[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D50N100-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D50N100-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Diffusion2D-PT-D50N100-LTLFireability-01
[[35mlola[0m][I] time limit : 1249 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 423
[[35mlola[0m][I] fired transitions : 423
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Diffusion2D-PT-D50N100-LTLFireability-00
[[35mlola[0m][I] time limit : 2499 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for Diffusion2D-PT-D50N100-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 403
[[35mlola[0m][I] fired transitions : 1328
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D50N100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Diffusion2D-PT-D50N100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134000348"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D50N100.tgz
mv Diffusion2D-PT-D50N100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;