About the Execution of LoLA for Diffusion2D-PT-D40N150
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 12946.252 | 3600000.00 | 1426895.00 | 10687.00 | ?F?FF???FF?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134000324.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Diffusion2D-PT-D40N150, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134000324
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.1M
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Apr 22 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 11 14:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 137K Apr 11 14:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Apr 11 14:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 11 14:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 4.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-00
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-01
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-02
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-03
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-04
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-05
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-06
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-07
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-08
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-09
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-10
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-11
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-12
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-13
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-14
FORMULA_NAME Diffusion2D-PT-D40N150-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717023682088
FORMULA Diffusion2D-PT-D40N150-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N150-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N150-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N150-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N150-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 68 (type CNST) for 65 Diffusion2D-PT-D40N150-LTLFireability-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 68 (type CNST) for Diffusion2D-PT-D40N150-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-09: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-15: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 32 Diffusion2D-PT-D40N150-LTLFireability-08
[[35mlola[0m][I] time limit : 132 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 76 (type EQUN) for 32 Diffusion2D-PT-D40N150-LTLFireability-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 76 (type EQUN) for Diffusion2D-PT-D40N150-LTLFireability-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 76 (type EQUN) for Diffusion2D-PT-D40N150-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Diffusion2D-PT-D40N150-LTLFireability-01
[[35mlola[0m][I] time limit : 149 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 13 Diffusion2D-PT-D40N150-LTLFireability-03
[[35mlola[0m][I] time limit : 163 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 155
[[35mlola[0m][I] fired transitions : 606
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 39 Diffusion2D-PT-D40N150-LTLFireability-09
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 39 Diffusion2D-PT-D40N150-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type EQUN) for 39 Diffusion2D-PT-D40N150-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 78 (type FNDP) for Diffusion2D-PT-D40N150-LTLFireability-09 (obsolete)
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for Diffusion2D-PT-D40N150-LTLFireability-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 84 (type EXCL) for 16 Diffusion2D-PT-D40N150-LTLFireability-04
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 82 (type FNDP) for 16 Diffusion2D-PT-D40N150-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 16 Diffusion2D-PT-D40N150-LTLFireability-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 84 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 82 (type FNDP) for Diffusion2D-PT-D40N150-LTLFireability-04 (obsolete)
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for Diffusion2D-PT-D40N150-LTLFireability-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 79 (type EQUN) for Diffusion2D-PT-D40N150-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for Diffusion2D-PT-D40N150-LTLFireability-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for Diffusion2D-PT-D40N150-LTLFireability-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 82 (type FNDP) for Diffusion2D-PT-D40N150-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 65 Diffusion2D-PT-D40N150-LTLFireability-15
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 70 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 Diffusion2D-PT-D40N150-LTLFireability-13
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2554
[[35mlola[0m][I] fired transitions : 2554
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 Diffusion2D-PT-D40N150-LTLFireability-12
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2554
[[35mlola[0m][I] fired transitions : 2554
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 Diffusion2D-PT-D40N150-LTLFireability-11
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 2/398 2/2000 Diffusion2D-PT-D40N150-LTLFireability-11 99862 m, 19972 m/sec, 227919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 7/398 4/2000 Diffusion2D-PT-D40N150-LTLFireability-11 289765 m, 37980 m/sec, 668272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 12/398 7/2000 Diffusion2D-PT-D40N150-LTLFireability-11 478386 m, 37724 m/sec, 1105666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 17/398 9/2000 Diffusion2D-PT-D40N150-LTLFireability-11 668342 m, 37991 m/sec, 1546386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 22/398 11/2000 Diffusion2D-PT-D40N150-LTLFireability-11 845230 m, 35377 m/sec, 1975608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 27/398 13/2000 Diffusion2D-PT-D40N150-LTLFireability-11 1010895 m, 33133 m/sec, 2392763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 32/398 15/2000 Diffusion2D-PT-D40N150-LTLFireability-11 1178643 m, 33549 m/sec, 2802535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 37/398 17/2000 Diffusion2D-PT-D40N150-LTLFireability-11 1342244 m, 32720 m/sec, 3213411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 42/398 19/2000 Diffusion2D-PT-D40N150-LTLFireability-11 1508630 m, 33277 m/sec, 3618459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 47/398 20/2000 Diffusion2D-PT-D40N150-LTLFireability-11 1670878 m, 32449 m/sec, 4024962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 52/398 22/2000 Diffusion2D-PT-D40N150-LTLFireability-11 1837504 m, 33325 m/sec, 4427418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 57/398 24/2000 Diffusion2D-PT-D40N150-LTLFireability-11 2001464 m, 32792 m/sec, 4837065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 62/398 26/2000 Diffusion2D-PT-D40N150-LTLFireability-11 2169454 m, 33598 m/sec, 5242398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 67/398 28/2000 Diffusion2D-PT-D40N150-LTLFireability-11 2332976 m, 32704 m/sec, 5648520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 72/398 29/2000 Diffusion2D-PT-D40N150-LTLFireability-11 2502410 m, 33886 m/sec, 6054965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 77/398 31/2000 Diffusion2D-PT-D40N150-LTLFireability-11 2665642 m, 32646 m/sec, 6460048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 82/398 33/2000 Diffusion2D-PT-D40N150-LTLFireability-11 2833905 m, 33652 m/sec, 6865667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 87/398 35/2000 Diffusion2D-PT-D40N150-LTLFireability-11 3002742 m, 33767 m/sec, 7273827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 92/398 37/2000 Diffusion2D-PT-D40N150-LTLFireability-11 3169772 m, 33406 m/sec, 7683421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 97/398 39/2000 Diffusion2D-PT-D40N150-LTLFireability-11 3343401 m, 34725 m/sec, 8093443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 102/398 41/2000 Diffusion2D-PT-D40N150-LTLFireability-11 3509786 m, 33277 m/sec, 8501871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 107/398 43/2000 Diffusion2D-PT-D40N150-LTLFireability-11 3683178 m, 34678 m/sec, 8906312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 112/398 44/2000 Diffusion2D-PT-D40N150-LTLFireability-11 3850935 m, 33551 m/sec, 9313355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 117/398 46/2000 Diffusion2D-PT-D40N150-LTLFireability-11 4023615 m, 34536 m/sec, 9720864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 122/398 48/2000 Diffusion2D-PT-D40N150-LTLFireability-11 4191947 m, 33666 m/sec, 10127398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 127/398 50/2000 Diffusion2D-PT-D40N150-LTLFireability-11 4360416 m, 33693 m/sec, 10533706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 132/398 52/2000 Diffusion2D-PT-D40N150-LTLFireability-11 4538488 m, 35614 m/sec, 10943405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 137/398 54/2000 Diffusion2D-PT-D40N150-LTLFireability-11 4706927 m, 33687 m/sec, 11348637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 142/398 56/2000 Diffusion2D-PT-D40N150-LTLFireability-11 4881633 m, 34941 m/sec, 11751230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 147/398 58/2000 Diffusion2D-PT-D40N150-LTLFireability-11 5050444 m, 33762 m/sec, 12156764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 152/398 59/2000 Diffusion2D-PT-D40N150-LTLFireability-11 5220157 m, 33942 m/sec, 12565703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 157/398 61/2000 Diffusion2D-PT-D40N150-LTLFireability-11 5401158 m, 36200 m/sec, 12972809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 162/398 63/2000 Diffusion2D-PT-D40N150-LTLFireability-11 5571463 m, 34061 m/sec, 13376280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 167/398 65/2000 Diffusion2D-PT-D40N150-LTLFireability-11 5745819 m, 34871 m/sec, 13782061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 172/398 67/2000 Diffusion2D-PT-D40N150-LTLFireability-11 5919031 m, 34642 m/sec, 14184301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 177/398 69/2000 Diffusion2D-PT-D40N150-LTLFireability-11 6092490 m, 34691 m/sec, 14592361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 182/398 71/2000 Diffusion2D-PT-D40N150-LTLFireability-11 6265917 m, 34685 m/sec, 14992031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 187/398 73/2000 Diffusion2D-PT-D40N150-LTLFireability-11 6441331 m, 35082 m/sec, 15396784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 192/398 75/2000 Diffusion2D-PT-D40N150-LTLFireability-11 6614459 m, 34625 m/sec, 15804147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 197/398 77/2000 Diffusion2D-PT-D40N150-LTLFireability-11 6795641 m, 36236 m/sec, 16210845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 202/398 79/2000 Diffusion2D-PT-D40N150-LTLFireability-11 6969580 m, 34787 m/sec, 16616449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 207/398 81/2000 Diffusion2D-PT-D40N150-LTLFireability-11 7144006 m, 34885 m/sec, 17024283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 212/398 83/2000 Diffusion2D-PT-D40N150-LTLFireability-11 7323821 m, 35963 m/sec, 17429267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 217/398 85/2000 Diffusion2D-PT-D40N150-LTLFireability-11 7500189 m, 35273 m/sec, 17832900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 222/398 87/2000 Diffusion2D-PT-D40N150-LTLFireability-11 7676297 m, 35221 m/sec, 18240391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 227/398 89/2000 Diffusion2D-PT-D40N150-LTLFireability-11 7857311 m, 36202 m/sec, 18648242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 232/398 91/2000 Diffusion2D-PT-D40N150-LTLFireability-11 8036340 m, 35805 m/sec, 19056925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 237/398 93/2000 Diffusion2D-PT-D40N150-LTLFireability-11 8216052 m, 35942 m/sec, 19466079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 242/398 95/2000 Diffusion2D-PT-D40N150-LTLFireability-11 8390762 m, 34942 m/sec, 19868875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 247/398 97/2000 Diffusion2D-PT-D40N150-LTLFireability-11 8573168 m, 36481 m/sec, 20271681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 252/398 99/2000 Diffusion2D-PT-D40N150-LTLFireability-11 8742396 m, 33845 m/sec, 20669564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 257/398 100/2000 Diffusion2D-PT-D40N150-LTLFireability-11 8916732 m, 34867 m/sec, 21068858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 262/398 103/2000 Diffusion2D-PT-D40N150-LTLFireability-11 9106431 m, 37939 m/sec, 21472841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 267/398 104/2000 Diffusion2D-PT-D40N150-LTLFireability-11 9278262 m, 34366 m/sec, 21871736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 272/398 106/2000 Diffusion2D-PT-D40N150-LTLFireability-11 9456476 m, 35642 m/sec, 22275516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 277/398 108/2000 Diffusion2D-PT-D40N150-LTLFireability-11 9632782 m, 35261 m/sec, 22674107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 282/398 110/2000 Diffusion2D-PT-D40N150-LTLFireability-11 9817686 m, 36980 m/sec, 23076257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 287/398 112/2000 Diffusion2D-PT-D40N150-LTLFireability-11 9983752 m, 33213 m/sec, 23472274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 292/398 114/2000 Diffusion2D-PT-D40N150-LTLFireability-11 10162940 m, 35837 m/sec, 23875699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 297/398 116/2000 Diffusion2D-PT-D40N150-LTLFireability-11 10347932 m, 36998 m/sec, 24275049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 302/398 118/2000 Diffusion2D-PT-D40N150-LTLFireability-11 10530284 m, 36470 m/sec, 24676152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 307/398 120/2000 Diffusion2D-PT-D40N150-LTLFireability-11 10702941 m, 34531 m/sec, 25077844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 312/398 122/2000 Diffusion2D-PT-D40N150-LTLFireability-11 10879079 m, 35227 m/sec, 25477917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 317/398 124/2000 Diffusion2D-PT-D40N150-LTLFireability-11 11067591 m, 37702 m/sec, 25880877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 322/398 126/2000 Diffusion2D-PT-D40N150-LTLFireability-11 11245989 m, 35679 m/sec, 26277560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 327/398 128/2000 Diffusion2D-PT-D40N150-LTLFireability-11 11421542 m, 35110 m/sec, 26674402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 332/398 130/2000 Diffusion2D-PT-D40N150-LTLFireability-11 11594069 m, 34505 m/sec, 27070866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 337/398 132/2000 Diffusion2D-PT-D40N150-LTLFireability-11 11784271 m, 38040 m/sec, 27472995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 342/398 134/2000 Diffusion2D-PT-D40N150-LTLFireability-11 11966883 m, 36522 m/sec, 27876299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 347/398 136/2000 Diffusion2D-PT-D40N150-LTLFireability-11 12139468 m, 34517 m/sec, 28274898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 352/398 138/2000 Diffusion2D-PT-D40N150-LTLFireability-11 12316596 m, 35425 m/sec, 28677607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 357/398 140/2000 Diffusion2D-PT-D40N150-LTLFireability-11 12508826 m, 38446 m/sec, 29081119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 362/398 142/2000 Diffusion2D-PT-D40N150-LTLFireability-11 12694324 m, 37099 m/sec, 29486603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 367/398 144/2000 Diffusion2D-PT-D40N150-LTLFireability-11 12865553 m, 34245 m/sec, 29884331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 372/398 146/2000 Diffusion2D-PT-D40N150-LTLFireability-11 13051399 m, 37169 m/sec, 30292284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 377/398 149/2000 Diffusion2D-PT-D40N150-LTLFireability-11 13239568 m, 37633 m/sec, 30695720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 382/398 151/2000 Diffusion2D-PT-D40N150-LTLFireability-11 13431981 m, 38482 m/sec, 31100777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 387/398 153/2000 Diffusion2D-PT-D40N150-LTLFireability-11 13602082 m, 34020 m/sec, 31496832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 392/398 155/2000 Diffusion2D-PT-D40N150-LTLFireability-11 13789420 m, 37467 m/sec, 31905778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 397/398 157/2000 Diffusion2D-PT-D40N150-LTLFireability-11 13963631 m, 34842 m/sec, 32305082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 54 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 Diffusion2D-PT-D40N150-LTLFireability-10
[[35mlola[0m][I] time limit : 398 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 Diffusion2D-PT-D40N150-LTLFireability-11
[[35mlola[0m][I] time limit : 3185 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2554
[[35mlola[0m][I] fired transitions : 2554
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 LTL EXCL 5/398 3/5 Diffusion2D-PT-D40N150-LTLFireability-11 195442 m, -2753637 m/sec, 449716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 54 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 Diffusion2D-PT-D40N150-LTLFireability-07
[[35mlola[0m][I] time limit : 453 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/453 3/2000 Diffusion2D-PT-D40N150-LTLFireability-07 194867 m, 38973 m/sec, 448379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 10/453 6/2000 Diffusion2D-PT-D40N150-LTLFireability-07 389129 m, 38852 m/sec, 898653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 15/453 8/2000 Diffusion2D-PT-D40N150-LTLFireability-07 583806 m, 38935 m/sec, 1350090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 20/453 10/2000 Diffusion2D-PT-D40N150-LTLFireability-07 769819 m, 37202 m/sec, 1794612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 25/453 12/2000 Diffusion2D-PT-D40N150-LTLFireability-07 941908 m, 34417 m/sec, 2218978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 30/453 14/2000 Diffusion2D-PT-D40N150-LTLFireability-07 1110835 m, 33785 m/sec, 2640016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 35/453 16/2000 Diffusion2D-PT-D40N150-LTLFireability-07 1279886 m, 33810 m/sec, 3057513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 40/453 18/2000 Diffusion2D-PT-D40N150-LTLFireability-07 1447530 m, 33528 m/sec, 3473095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 45/453 20/2000 Diffusion2D-PT-D40N150-LTLFireability-07 1612502 m, 32994 m/sec, 3882251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 50/453 22/2000 Diffusion2D-PT-D40N150-LTLFireability-07 1778858 m, 33271 m/sec, 4288528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 55/453 23/2000 Diffusion2D-PT-D40N150-LTLFireability-07 1947366 m, 33701 m/sec, 4702547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 60/453 25/2000 Diffusion2D-PT-D40N150-LTLFireability-07 2115050 m, 33536 m/sec, 5116002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 65/453 27/2000 Diffusion2D-PT-D40N150-LTLFireability-07 2280157 m, 33021 m/sec, 5517120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 70/453 29/2000 Diffusion2D-PT-D40N150-LTLFireability-07 2443269 m, 32622 m/sec, 5920833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 75/453 31/2000 Diffusion2D-PT-D40N150-LTLFireability-07 2614502 m, 34246 m/sec, 6329284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 80/453 33/2000 Diffusion2D-PT-D40N150-LTLFireability-07 2778200 m, 32739 m/sec, 6734367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 85/453 34/2000 Diffusion2D-PT-D40N150-LTLFireability-07 2949249 m, 34209 m/sec, 7141637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 90/453 36/2000 Diffusion2D-PT-D40N150-LTLFireability-07 3116338 m, 33417 m/sec, 7552778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 95/453 38/2000 Diffusion2D-PT-D40N150-LTLFireability-07 3290449 m, 34822 m/sec, 7963555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 100/453 40/2000 Diffusion2D-PT-D40N150-LTLFireability-07 3457948 m, 33499 m/sec, 8372480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 105/453 42/2000 Diffusion2D-PT-D40N150-LTLFireability-07 3627061 m, 33822 m/sec, 8774878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 110/453 44/2000 Diffusion2D-PT-D40N150-LTLFireability-07 3791385 m, 32864 m/sec, 9175651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 115/453 46/2000 Diffusion2D-PT-D40N150-LTLFireability-07 3960209 m, 33764 m/sec, 9580473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 120/453 47/2000 Diffusion2D-PT-D40N150-LTLFireability-07 4134705 m, 34899 m/sec, 9987575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 125/453 49/2000 Diffusion2D-PT-D40N150-LTLFireability-07 4304980 m, 34055 m/sec, 10399023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 130/453 51/2000 Diffusion2D-PT-D40N150-LTLFireability-07 4484913 m, 35986 m/sec, 10812868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 135/453 53/2000 Diffusion2D-PT-D40N150-LTLFireability-07 4654697 m, 33956 m/sec, 11227048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 140/453 55/2000 Diffusion2D-PT-D40N150-LTLFireability-07 4832855 m, 35631 m/sec, 11641674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 145/453 57/2000 Diffusion2D-PT-D40N150-LTLFireability-07 5010856 m, 35600 m/sec, 12059424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 150/453 59/2000 Diffusion2D-PT-D40N150-LTLFireability-07 5184851 m, 34799 m/sec, 12479304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 155/453 61/2000 Diffusion2D-PT-D40N150-LTLFireability-07 5369809 m, 36991 m/sec, 12895282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 160/453 63/2000 Diffusion2D-PT-D40N150-LTLFireability-07 5538403 m, 33718 m/sec, 13308210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 165/453 65/2000 Diffusion2D-PT-D40N150-LTLFireability-07 5717488 m, 35817 m/sec, 13723698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 170/453 67/2000 Diffusion2D-PT-D40N150-LTLFireability-07 5901316 m, 36765 m/sec, 14140014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 175/453 69/2000 Diffusion2D-PT-D40N150-LTLFireability-07 6077496 m, 35236 m/sec, 14555179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 180/453 71/2000 Diffusion2D-PT-D40N150-LTLFireability-07 6254978 m, 35496 m/sec, 14965994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 185/453 73/2000 Diffusion2D-PT-D40N150-LTLFireability-07 6435767 m, 36157 m/sec, 15382546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 190/453 75/2000 Diffusion2D-PT-D40N150-LTLFireability-07 6612869 m, 35420 m/sec, 15800108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 195/453 77/2000 Diffusion2D-PT-D40N150-LTLFireability-07 6798262 m, 37078 m/sec, 16216192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 200/453 79/2000 Diffusion2D-PT-D40N150-LTLFireability-07 6975593 m, 35466 m/sec, 16632678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 205/453 81/2000 Diffusion2D-PT-D40N150-LTLFireability-07 7155008 m, 35883 m/sec, 17052928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 210/453 83/2000 Diffusion2D-PT-D40N150-LTLFireability-07 7343283 m, 37655 m/sec, 17469254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 215/453 85/2000 Diffusion2D-PT-D40N150-LTLFireability-07 7521745 m, 35692 m/sec, 17882572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 220/453 87/2000 Diffusion2D-PT-D40N150-LTLFireability-07 7700438 m, 35738 m/sec, 18300937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 225/453 89/2000 Diffusion2D-PT-D40N150-LTLFireability-07 7889523 m, 37817 m/sec, 18717235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 230/453 91/2000 Diffusion2D-PT-D40N150-LTLFireability-07 8069872 m, 36069 m/sec, 19133453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 235/453 93/2000 Diffusion2D-PT-D40N150-LTLFireability-07 8251966 m, 36418 m/sec, 19553411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 240/453 95/2000 Diffusion2D-PT-D40N150-LTLFireability-07 8438190 m, 37244 m/sec, 19970940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 245/453 97/2000 Diffusion2D-PT-D40N150-LTLFireability-07 8622459 m, 36853 m/sec, 20388161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 250/453 99/2000 Diffusion2D-PT-D40N150-LTLFireability-07 8807520 m, 37012 m/sec, 20806137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 255/453 101/2000 Diffusion2D-PT-D40N150-LTLFireability-07 8989006 m, 36297 m/sec, 21221930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 260/453 103/2000 Diffusion2D-PT-D40N150-LTLFireability-07 9179023 m, 38003 m/sec, 21639394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 265/453 105/2000 Diffusion2D-PT-D40N150-LTLFireability-07 9352512 m, 34697 m/sec, 22053074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 270/453 107/2000 Diffusion2D-PT-D40N150-LTLFireability-07 9535457 m, 36589 m/sec, 22468443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 275/453 109/2000 Diffusion2D-PT-D40N150-LTLFireability-07 9728646 m, 38637 m/sec, 22880725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 280/453 111/2000 Diffusion2D-PT-D40N150-LTLFireability-07 9907699 m, 35810 m/sec, 23285390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 285/453 113/2000 Diffusion2D-PT-D40N150-LTLFireability-07 10089202 m, 36300 m/sec, 23693271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 290/453 115/2000 Diffusion2D-PT-D40N150-LTLFireability-07 10269048 m, 35969 m/sec, 24103223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 295/453 118/2000 Diffusion2D-PT-D40N150-LTLFireability-07 10464335 m, 39057 m/sec, 24520108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 300/453 120/2000 Diffusion2D-PT-D40N150-LTLFireability-07 10633972 m, 33927 m/sec, 24918366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 305/453 122/2000 Diffusion2D-PT-D40N150-LTLFireability-07 10812548 m, 35715 m/sec, 25320933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 310/453 124/2000 Diffusion2D-PT-D40N150-LTLFireability-07 10995045 m, 36499 m/sec, 25722206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 315/453 126/2000 Diffusion2D-PT-D40N150-LTLFireability-07 11182639 m, 37518 m/sec, 26127850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 320/453 128/2000 Diffusion2D-PT-D40N150-LTLFireability-07 11352222 m, 33916 m/sec, 26527377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 325/453 130/2000 Diffusion2D-PT-D40N150-LTLFireability-07 11535356 m, 36626 m/sec, 26935448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 330/453 132/2000 Diffusion2D-PT-D40N150-LTLFireability-07 11725277 m, 37984 m/sec, 27342265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 335/453 134/2000 Diffusion2D-PT-D40N150-LTLFireability-07 11912991 m, 37542 m/sec, 27750318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 340/453 136/2000 Diffusion2D-PT-D40N150-LTLFireability-07 12085039 m, 34409 m/sec, 28152336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 345/453 138/2000 Diffusion2D-PT-D40N150-LTLFireability-07 12269786 m, 36949 m/sec, 28561583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 350/453 140/2000 Diffusion2D-PT-D40N150-LTLFireability-07 12454915 m, 37025 m/sec, 28966361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 355/453 142/2000 Diffusion2D-PT-D40N150-LTLFireability-07 12649248 m, 38866 m/sec, 29376401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 360/453 144/2000 Diffusion2D-PT-D40N150-LTLFireability-07 12823405 m, 34831 m/sec, 29776229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 365/453 146/2000 Diffusion2D-PT-D40N150-LTLFireability-07 13009233 m, 37165 m/sec, 30186501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 370/453 148/2000 Diffusion2D-PT-D40N150-LTLFireability-07 13188775 m, 35908 m/sec, 30591360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 375/453 150/2000 Diffusion2D-PT-D40N150-LTLFireability-07 13384314 m, 39107 m/sec, 31002762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 380/453 152/2000 Diffusion2D-PT-D40N150-LTLFireability-07 13563821 m, 35901 m/sec, 31406844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 385/453 154/2000 Diffusion2D-PT-D40N150-LTLFireability-07 13744222 m, 36080 m/sec, 31812782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 390/453 156/2000 Diffusion2D-PT-D40N150-LTLFireability-07 13922130 m, 35581 m/sec, 32216002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 395/453 158/2000 Diffusion2D-PT-D40N150-LTLFireability-07 14117144 m, 39002 m/sec, 32624793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 400/453 160/2000 Diffusion2D-PT-D40N150-LTLFireability-07 14307005 m, 37972 m/sec, 33031936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 405/453 162/2000 Diffusion2D-PT-D40N150-LTLFireability-07 14480231 m, 34645 m/sec, 33430885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 410/453 164/2000 Diffusion2D-PT-D40N150-LTLFireability-07 14669984 m, 37950 m/sec, 33838939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 415/453 166/2000 Diffusion2D-PT-D40N150-LTLFireability-07 14848991 m, 35801 m/sec, 34239432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 420/453 169/2000 Diffusion2D-PT-D40N150-LTLFireability-07 15043597 m, 38921 m/sec, 34648841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 425/453 171/2000 Diffusion2D-PT-D40N150-LTLFireability-07 15230650 m, 37410 m/sec, 35059765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 430/453 173/2000 Diffusion2D-PT-D40N150-LTLFireability-07 15408985 m, 35667 m/sec, 35468672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 435/453 175/2000 Diffusion2D-PT-D40N150-LTLFireability-07 15596688 m, 37540 m/sec, 35880348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 440/453 177/2000 Diffusion2D-PT-D40N150-LTLFireability-07 15787707 m, 38203 m/sec, 36288021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 445/453 179/2000 Diffusion2D-PT-D40N150-LTLFireability-07 15983710 m, 39200 m/sec, 36700162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 450/453 181/2000 Diffusion2D-PT-D40N150-LTLFireability-07 16164181 m, 36094 m/sec, 37106477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 Diffusion2D-PT-D40N150-LTLFireability-06
[[35mlola[0m][I] time limit : 453 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 Diffusion2D-PT-D40N150-LTLFireability-07
[[35mlola[0m][I] time limit : 2720 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/453 3/2000 Diffusion2D-PT-D40N150-LTLFireability-06 191385 m, 38277 m/sec, 440473 t fired, .
[[35mlola[0m][.] 30 LTL EXCL 5/2720 3/5 Diffusion2D-PT-D40N150-LTLFireability-07 196560 m, -3193524 m/sec, 452138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 30 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 10/453 5/2000 Diffusion2D-PT-D40N150-LTLFireability-06 382110 m, 38145 m/sec, 882721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 15/453 8/2000 Diffusion2D-PT-D40N150-LTLFireability-06 575613 m, 38700 m/sec, 1331645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 20/453 10/2000 Diffusion2D-PT-D40N150-LTLFireability-06 761384 m, 37154 m/sec, 1773459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 25/453 12/2000 Diffusion2D-PT-D40N150-LTLFireability-06 932796 m, 34282 m/sec, 2196323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 30/453 14/2000 Diffusion2D-PT-D40N150-LTLFireability-06 1098360 m, 33112 m/sec, 2610698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 35/453 16/2000 Diffusion2D-PT-D40N150-LTLFireability-06 1264431 m, 33214 m/sec, 3018302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 40/453 18/2000 Diffusion2D-PT-D40N150-LTLFireability-06 1427601 m, 32634 m/sec, 3425615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 45/453 19/2000 Diffusion2D-PT-D40N150-LTLFireability-06 1593137 m, 33107 m/sec, 3831345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 50/453 21/2000 Diffusion2D-PT-D40N150-LTLFireability-06 1756032 m, 32579 m/sec, 4236761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 55/453 23/2000 Diffusion2D-PT-D40N150-LTLFireability-06 1923109 m, 33415 m/sec, 4641199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 60/453 25/2000 Diffusion2D-PT-D40N150-LTLFireability-06 2086361 m, 32650 m/sec, 5047415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 65/453 27/2000 Diffusion2D-PT-D40N150-LTLFireability-06 2253628 m, 33453 m/sec, 5451478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 70/453 29/2000 Diffusion2D-PT-D40N150-LTLFireability-06 2417280 m, 32730 m/sec, 5856595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 75/453 30/2000 Diffusion2D-PT-D40N150-LTLFireability-06 2585458 m, 33635 m/sec, 6259300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 80/453 32/2000 Diffusion2D-PT-D40N150-LTLFireability-06 2746857 m, 32279 m/sec, 6657516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 85/453 34/2000 Diffusion2D-PT-D40N150-LTLFireability-06 2916919 m, 34012 m/sec, 7061880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 90/453 36/2000 Diffusion2D-PT-D40N150-LTLFireability-06 3084086 m, 33433 m/sec, 7472628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 95/453 38/2000 Diffusion2D-PT-D40N150-LTLFireability-06 3257287 m, 34640 m/sec, 7882093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 100/453 40/2000 Diffusion2D-PT-D40N150-LTLFireability-06 3423613 m, 33265 m/sec, 8295795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 105/453 42/2000 Diffusion2D-PT-D40N150-LTLFireability-06 3596792 m, 34635 m/sec, 8705313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 110/453 43/2000 Diffusion2D-PT-D40N150-LTLFireability-06 3766974 m, 34036 m/sec, 9112956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 115/453 45/2000 Diffusion2D-PT-D40N150-LTLFireability-06 3937781 m, 34161 m/sec, 9526816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 120/453 47/2000 Diffusion2D-PT-D40N150-LTLFireability-06 4114713 m, 35386 m/sec, 9938027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 125/453 49/2000 Diffusion2D-PT-D40N150-LTLFireability-06 4282773 m, 33612 m/sec, 10344803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 130/453 51/2000 Diffusion2D-PT-D40N150-LTLFireability-06 4457649 m, 34975 m/sec, 10750853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 135/453 53/2000 Diffusion2D-PT-D40N150-LTLFireability-06 4623702 m, 33210 m/sec, 11156579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 140/453 55/2000 Diffusion2D-PT-D40N150-LTLFireability-06 4792713 m, 33802 m/sec, 11558713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 145/453 57/2000 Diffusion2D-PT-D40N150-LTLFireability-06 4970946 m, 35646 m/sec, 11963509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 150/453 59/2000 Diffusion2D-PT-D40N150-LTLFireability-06 5141250 m, 34060 m/sec, 12370613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 155/453 61/2000 Diffusion2D-PT-D40N150-LTLFireability-06 5316751 m, 35100 m/sec, 12782362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 160/453 63/2000 Diffusion2D-PT-D40N150-LTLFireability-06 5492525 m, 35154 m/sec, 13191452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 165/453 64/2000 Diffusion2D-PT-D40N150-LTLFireability-06 5664706 m, 34436 m/sec, 13604434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 170/453 66/2000 Diffusion2D-PT-D40N150-LTLFireability-06 5850921 m, 37243 m/sec, 14018405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 175/453 68/2000 Diffusion2D-PT-D40N150-LTLFireability-06 6018721 m, 33560 m/sec, 14429438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 180/453 70/2000 Diffusion2D-PT-D40N150-LTLFireability-06 6194580 m, 35171 m/sec, 14838697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 185/453 72/2000 Diffusion2D-PT-D40N150-LTLFireability-06 6380454 m, 37174 m/sec, 15253394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 190/453 74/2000 Diffusion2D-PT-D40N150-LTLFireability-06 6558908 m, 35690 m/sec, 15668728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 195/453 76/2000 Diffusion2D-PT-D40N150-LTLFireability-06 6736999 m, 35618 m/sec, 16081526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 200/453 78/2000 Diffusion2D-PT-D40N150-LTLFireability-06 6918466 m, 36293 m/sec, 16494761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 205/453 80/2000 Diffusion2D-PT-D40N150-LTLFireability-06 7096328 m, 35572 m/sec, 16908062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 210/453 82/2000 Diffusion2D-PT-D40N150-LTLFireability-06 7274174 m, 35569 m/sec, 17318407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 215/453 84/2000 Diffusion2D-PT-D40N150-LTLFireability-06 7456907 m, 36546 m/sec, 17730073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 220/453 86/2000 Diffusion2D-PT-D40N150-LTLFireability-06 7636106 m, 35839 m/sec, 18143154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 225/453 88/2000 Diffusion2D-PT-D40N150-LTLFireability-06 7816074 m, 35993 m/sec, 18557500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 230/453 90/2000 Diffusion2D-PT-D40N150-LTLFireability-06 8000623 m, 36909 m/sec, 18971813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 235/453 92/2000 Diffusion2D-PT-D40N150-LTLFireability-06 8176484 m, 35172 m/sec, 19383604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 240/453 94/2000 Diffusion2D-PT-D40N150-LTLFireability-06 8352239 m, 35151 m/sec, 19790585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 245/453 96/2000 Diffusion2D-PT-D40N150-LTLFireability-06 8545865 m, 38725 m/sec, 20203776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 250/453 98/2000 Diffusion2D-PT-D40N150-LTLFireability-06 8713529 m, 33532 m/sec, 20606170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 255/453 100/2000 Diffusion2D-PT-D40N150-LTLFireability-06 8890870 m, 35468 m/sec, 21011997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 260/453 102/2000 Diffusion2D-PT-D40N150-LTLFireability-06 9079297 m, 37685 m/sec, 21417961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 265/453 104/2000 Diffusion2D-PT-D40N150-LTLFireability-06 9257716 m, 35683 m/sec, 21821305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 270/453 106/2000 Diffusion2D-PT-D40N150-LTLFireability-06 9437029 m, 35862 m/sec, 22229263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 275/453 108/2000 Diffusion2D-PT-D40N150-LTLFireability-06 9610801 m, 34754 m/sec, 22629773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 280/453 110/2000 Diffusion2D-PT-D40N150-LTLFireability-06 9801653 m, 38170 m/sec, 23037441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 285/453 112/2000 Diffusion2D-PT-D40N150-LTLFireability-06 9967980 m, 33265 m/sec, 23432872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 290/453 114/2000 Diffusion2D-PT-D40N150-LTLFireability-06 10147536 m, 35911 m/sec, 23838254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 295/453 116/2000 Diffusion2D-PT-D40N150-LTLFireability-06 10336470 m, 37786 m/sec, 24247554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 300/453 118/2000 Diffusion2D-PT-D40N150-LTLFireability-06 10521684 m, 37042 m/sec, 24657060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 305/453 120/2000 Diffusion2D-PT-D40N150-LTLFireability-06 10694488 m, 34560 m/sec, 25061281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 310/453 122/2000 Diffusion2D-PT-D40N150-LTLFireability-06 10870613 m, 35225 m/sec, 25462507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 315/453 124/2000 Diffusion2D-PT-D40N150-LTLFireability-06 11061761 m, 38229 m/sec, 25869736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 320/453 126/2000 Diffusion2D-PT-D40N150-LTLFireability-06 11245405 m, 36728 m/sec, 26276555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 325/453 128/2000 Diffusion2D-PT-D40N150-LTLFireability-06 11425261 m, 35971 m/sec, 26682805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 330/453 130/2000 Diffusion2D-PT-D40N150-LTLFireability-06 11599931 m, 34934 m/sec, 27086992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 335/453 133/2000 Diffusion2D-PT-D40N150-LTLFireability-06 11794705 m, 38954 m/sec, 27495232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 340/453 135/2000 Diffusion2D-PT-D40N150-LTLFireability-06 11976649 m, 36388 m/sec, 27900924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 345/453 137/2000 Diffusion2D-PT-D40N150-LTLFireability-06 12153852 m, 35440 m/sec, 28305264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 350/453 138/2000 Diffusion2D-PT-D40N150-LTLFireability-06 12331473 m, 35524 m/sec, 28708747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 355/453 141/2000 Diffusion2D-PT-D40N150-LTLFireability-06 12522509 m, 38207 m/sec, 29114804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 360/453 143/2000 Diffusion2D-PT-D40N150-LTLFireability-06 12708167 m, 37131 m/sec, 29521070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 365/453 145/2000 Diffusion2D-PT-D40N150-LTLFireability-06 12883943 m, 35155 m/sec, 29922889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 370/453 147/2000 Diffusion2D-PT-D40N150-LTLFireability-06 13068081 m, 36827 m/sec, 30332808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 375/453 149/2000 Diffusion2D-PT-D40N150-LTLFireability-06 13260894 m, 38562 m/sec, 30740437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 380/453 151/2000 Diffusion2D-PT-D40N150-LTLFireability-06 13452943 m, 38409 m/sec, 31149550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 385/453 153/2000 Diffusion2D-PT-D40N150-LTLFireability-06 13630605 m, 35532 m/sec, 31556799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 390/453 155/2000 Diffusion2D-PT-D40N150-LTLFireability-06 13820859 m, 38050 m/sec, 31975113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 395/453 157/2000 Diffusion2D-PT-D40N150-LTLFireability-06 14002188 m, 36265 m/sec, 32385854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 400/453 159/2000 Diffusion2D-PT-D40N150-LTLFireability-06 14204325 m, 40427 m/sec, 32810808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 405/453 161/2000 Diffusion2D-PT-D40N150-LTLFireability-06 14385719 m, 36278 m/sec, 33217703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 410/453 163/2000 Diffusion2D-PT-D40N150-LTLFireability-06 14568673 m, 36590 m/sec, 33622618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 415/453 165/2000 Diffusion2D-PT-D40N150-LTLFireability-06 14746561 m, 35577 m/sec, 34027852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 420/453 168/2000 Diffusion2D-PT-D40N150-LTLFireability-06 14943297 m, 39347 m/sec, 34434245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 425/453 170/2000 Diffusion2D-PT-D40N150-LTLFireability-06 15139155 m, 39171 m/sec, 34846992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 430/453 172/2000 Diffusion2D-PT-D40N150-LTLFireability-06 15314749 m, 35118 m/sec, 35254444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 435/453 174/2000 Diffusion2D-PT-D40N150-LTLFireability-06 15506117 m, 38273 m/sec, 35669304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 440/453 176/2000 Diffusion2D-PT-D40N150-LTLFireability-06 15686822 m, 36141 m/sec, 36082368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 445/453 178/2000 Diffusion2D-PT-D40N150-LTLFireability-06 15883760 m, 39387 m/sec, 36494246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 450/453 180/2000 Diffusion2D-PT-D40N150-LTLFireability-06 16076274 m, 38502 m/sec, 36900883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 27 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 Diffusion2D-PT-D40N150-LTLFireability-05
[[35mlola[0m][I] time limit : 453 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 Diffusion2D-PT-D40N150-LTLFireability-06
[[35mlola[0m][I] time limit : 2265 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 24 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 70
[[35mlola[0m][I] fired transitions : 136
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 5/453 3/5 Diffusion2D-PT-D40N150-LTLFireability-06 198482 m, -3175558 m/sec, 456795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 27 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 Diffusion2D-PT-D40N150-LTLFireability-02
[[35mlola[0m][I] time limit : 563 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2554
[[35mlola[0m][I] fired transitions : 2554
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Diffusion2D-PT-D40N150-LTLFireability-00
[[35mlola[0m][I] time limit : 1127 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2554
[[35mlola[0m][I] fired transitions : 2554
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 Diffusion2D-PT-D40N150-LTLFireability-14
[[35mlola[0m][I] time limit : 2254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for Diffusion2D-PT-D40N150-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-15: CONJ false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-04: CONJ false state space[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-08: CONJ false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-09: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N150-LTLFireability-12: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D40N150"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Diffusion2D-PT-D40N150, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134000324"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D40N150.tgz
mv Diffusion2D-PT-D40N150 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;