About the Execution of LoLA for Diffusion2D-PT-D40N150
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16206.084 | 1282860.00 | 1629434.00 | 3496.60 | ???????T?T????T? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134000322.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Diffusion2D-PT-D40N150, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134000322
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.1M
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Apr 22 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Apr 22 14:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 11 14:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 137K Apr 11 14:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Apr 11 14:16 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Apr 11 14:16 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 4.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-00
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-01
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-02
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-03
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-04
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-05
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-06
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-07
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-08
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-09
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-10
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2024-11
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2023-12
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2023-13
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2023-14
FORMULA_NAME Diffusion2D-PT-D40N150-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717023369219
FORMULA Diffusion2D-PT-D40N150-CTLFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N150-CTLFireability-2023-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N150-CTLFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717024652079
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-09: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-14: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-07: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-14: EF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 Diffusion2D-PT-D40N150-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 79 (type FNDP) for 48 Diffusion2D-PT-D40N150-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 48 Diffusion2D-PT-D40N150-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 76 (type FNDP) for 33 Diffusion2D-PT-D40N150-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 79 (type FNDP) for Diffusion2D-PT-D40N150-CTLFireability-2023-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2023-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 78 (type FNDP) for 66 Diffusion2D-PT-D40N150-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 66 Diffusion2D-PT-D40N150-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 40 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 152
[[35mlola[0m][I] fired transitions : 1057
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 90 (type EXCL) for 66 Diffusion2D-PT-D40N150-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2023-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 78 (type FNDP) for Diffusion2D-PT-D40N150-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2023-14 (obsolete)
[[35mlola[0m][W] CANCELED task # 90 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2023-14 (obsolete)
[[35mlola[0m][I] LAUNCH task # 85 (type EXCL) for 33 Diffusion2D-PT-D40N150-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 86 (type EQUN) for 16 Diffusion2D-PT-D40N150-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 77 (type EQUN) for 33 Diffusion2D-PT-D40N150-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 76 (type FNDP) for Diffusion2D-PT-D40N150-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 77 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 85 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2024-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 74 (type EXCL) for 16 Diffusion2D-PT-D40N150-CTLFireability-2024-04
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 77 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 74 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 86 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2024-04 (obsolete)
[[35mlola[0m][I] LAUNCH task # 64 (type EXCL) for 63 Diffusion2D-PT-D40N150-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 86 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 94 (type EQUN) for 3 Diffusion2D-PT-D40N150-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 94 (type EQUN) for Diffusion2D-PT-D40N150-CTLFireability-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-13: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 64 CTL EXCL 6/224 3/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-13 585276 m, 117055 m/sec, 6323880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 64 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 585276
[[35mlola[0m][I] fired transitions : 6323880
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] LAUNCH task # 92 (type EXCL) for 3 Diffusion2D-PT-D40N150-CTLFireability-2024-01
[[35mlola[0m][I] time limit : 238 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 92 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 Diffusion2D-PT-D40N150-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 4/255 1/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 73335 m, 14667 m/sec, 386532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 9/255 2/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 150528 m, 15438 m/sec, 797066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 14/255 3/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 228038 m, 15502 m/sec, 1209198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 19/255 4/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 305398 m, 15472 m/sec, 1620861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 24/255 5/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 382626 m, 15445 m/sec, 2031483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 29/255 5/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 460526 m, 15580 m/sec, 2445780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 34/255 6/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 537925 m, 15479 m/sec, 2857539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 39/255 7/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 615287 m, 15472 m/sec, 3268993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 44/255 8/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 691759 m, 15294 m/sec, 3677279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 49/255 8/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 764815 m, 14611 m/sec, 4075997 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 54/255 9/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 837337 m, 14504 m/sec, 4468524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 59/255 10/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 908546 m, 14241 m/sec, 4860359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 64/255 10/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 978299 m, 13950 m/sec, 5248037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 69/255 11/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1048454 m, 14031 m/sec, 5632522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 74/255 12/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1118768 m, 14062 m/sec, 6015288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 79/255 12/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1188716 m, 13989 m/sec, 6394850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 84/255 13/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1257998 m, 13856 m/sec, 6774821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 89/255 13/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1326930 m, 13786 m/sec, 7157595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 94/255 14/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1396205 m, 13855 m/sec, 7536072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 99/255 15/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1466150 m, 13989 m/sec, 7916069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 104/255 15/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1536190 m, 14008 m/sec, 8296236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 109/255 16/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1604990 m, 13760 m/sec, 8676759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 114/255 16/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1674315 m, 13865 m/sec, 9056277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 119/255 17/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1743661 m, 13869 m/sec, 9434974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 124/255 18/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1814159 m, 14099 m/sec, 9813985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 129/255 18/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1883783 m, 13924 m/sec, 10194630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 134/255 19/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 1952800 m, 13803 m/sec, 10575524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 139/255 20/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2022434 m, 13926 m/sec, 10956181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 144/255 20/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2091826 m, 13878 m/sec, 11334911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 149/255 21/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2162739 m, 14182 m/sec, 11714959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 154/255 21/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2232163 m, 13884 m/sec, 12094101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 159/255 22/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2300615 m, 13690 m/sec, 12473490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 164/255 23/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2370809 m, 14038 m/sec, 12852986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 169/255 23/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2440034 m, 13845 m/sec, 13231881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 174/255 24/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2511805 m, 14354 m/sec, 13612723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 179/255 24/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2581066 m, 13852 m/sec, 13990841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 184/255 25/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2650155 m, 13817 m/sec, 14370523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 189/255 26/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2719997 m, 13968 m/sec, 14750547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 194/255 26/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2788974 m, 13795 m/sec, 15127870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 199/255 27/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2860183 m, 14241 m/sec, 15509272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 204/255 27/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 2931169 m, 14197 m/sec, 15890594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 209/255 28/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3000886 m, 13943 m/sec, 16271631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 214/255 29/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3071140 m, 14050 m/sec, 16653907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 219/255 29/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3140576 m, 13887 m/sec, 17033837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 224/255 30/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3212156 m, 14316 m/sec, 17415348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 229/255 31/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3283683 m, 14305 m/sec, 17796754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 234/255 31/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3353451 m, 13953 m/sec, 18177501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 239/255 32/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3422427 m, 13795 m/sec, 18559685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 244/255 32/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3493805 m, 14275 m/sec, 18942021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 249/255 33/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3563033 m, 13845 m/sec, 19321025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 70 CTL EXCL 254/255 34/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-15 3637055 m, 14804 m/sec, 19706617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 70 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2023-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 2 0 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 48 Diffusion2D-PT-D40N150-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EXCL) for 69 Diffusion2D-PT-D40N150-CTLFireability-2023-15
[[35mlola[0m][I] time limit : 3318 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 5/255 2/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 167312 m, 33462 m/sec, 384384 t fired, .
[[35mlola[0m][.] 70 CTL EXCL 5/3318 1/5 Diffusion2D-PT-D40N150-CTLFireability-2023-15 75909 m, -712229 m/sec, 400146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 10/255 4/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 338677 m, 34273 m/sec, 781692 t fired, .
[[35mlola[0m][.] 70 CTL EXCL 10/237 2/5 Diffusion2D-PT-D40N150-CTLFireability-2023-15 153687 m, 15555 m/sec, 813788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 15/255 6/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 509617 m, 34188 m/sec, 1178065 t fired, .
[[35mlola[0m][.] 70 CTL EXCL 15/237 3/5 Diffusion2D-PT-D40N150-CTLFireability-2023-15 231489 m, 15560 m/sec, 1227562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 20/255 8/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 680846 m, 34245 m/sec, 1575896 t fired, .
[[35mlola[0m][.] 70 CTL EXCL 20/237 4/5 Diffusion2D-PT-D40N150-CTLFireability-2023-15 309217 m, 15545 m/sec, 1641202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 25/255 9/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 836123 m, 31055 m/sec, 1953666 t fired, .
[[35mlola[0m][.] 70 CTL EXCL 25/237 5/5 Diffusion2D-PT-D40N150-CTLFireability-2023-15 386114 m, 15379 m/sec, 2050011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 30/255 10/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 981827 m, 29140 m/sec, 2322296 t fired, .
[[35mlola[0m][.] 70 CTL EXCL 30/237 5/5 Diffusion2D-PT-D40N150-CTLFireability-2023-15 462731 m, 15323 m/sec, 2457703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 70 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2023-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 35/255 12/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1131067 m, 29848 m/sec, 2688711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 40/255 13/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1273663 m, 28519 m/sec, 3041320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 45/255 14/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1418339 m, 28935 m/sec, 3402270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 50/255 16/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1568851 m, 30102 m/sec, 3769736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 55/255 17/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1718223 m, 29874 m/sec, 4141816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 60/255 18/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1869702 m, 30295 m/sec, 4507764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 65/255 19/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2016779 m, 29415 m/sec, 4874824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 70/255 21/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2167934 m, 30231 m/sec, 5238942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 75/255 22/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2315796 m, 29572 m/sec, 5609041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 80/255 23/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2467216 m, 30284 m/sec, 5973761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 85/255 25/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2617532 m, 30063 m/sec, 6336853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 90/255 26/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2764545 m, 29402 m/sec, 6701294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 95/255 27/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2918922 m, 30875 m/sec, 7066809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 100/255 29/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3069073 m, 30030 m/sec, 7435229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 105/255 30/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3221698 m, 30525 m/sec, 7801826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 110/255 31/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3373929 m, 30446 m/sec, 8169048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 115/255 33/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3524373 m, 30088 m/sec, 8536747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 120/255 34/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3681739 m, 31473 m/sec, 8902551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 125/255 35/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3831922 m, 30036 m/sec, 9268735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 130/255 37/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3986080 m, 30831 m/sec, 9634415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 135/255 38/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4140129 m, 30809 m/sec, 9999689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 140/255 39/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4291620 m, 30298 m/sec, 10365927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 145/255 41/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4448261 m, 31328 m/sec, 10730691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 150/255 42/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4600042 m, 30356 m/sec, 11093375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 155/255 43/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4750880 m, 30167 m/sec, 11456867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 160/255 45/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4913197 m, 32463 m/sec, 11822225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 165/255 46/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 5062880 m, 29936 m/sec, 12188823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 170/255 47/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 5216366 m, 30697 m/sec, 12555735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 175/255 49/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 5380358 m, 32798 m/sec, 12921051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 180/255 50/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 5528990 m, 29726 m/sec, 13285287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 185/255 52/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 5688129 m, 31827 m/sec, 13658335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 190/255 53/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 5855938 m, 33561 m/sec, 14029893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 195/255 54/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 6004685 m, 29749 m/sec, 14392932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 200/255 56/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 6159250 m, 30913 m/sec, 14756981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 205/255 57/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 6330203 m, 34190 m/sec, 15130070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 210/255 59/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 6483915 m, 30742 m/sec, 15502185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 215/255 60/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 6641934 m, 31603 m/sec, 15871746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 220/255 61/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 6810343 m, 33681 m/sec, 16241139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 225/255 63/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 6966489 m, 31229 m/sec, 16608499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 230/255 64/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 7124020 m, 31506 m/sec, 16974977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 235/255 66/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 7283644 m, 31924 m/sec, 17337056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 240/255 67/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 7444099 m, 32091 m/sec, 17701825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 245/255 68/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 7600030 m, 31186 m/sec, 18066454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 250/255 70/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 7754558 m, 30905 m/sec, 18430708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 1 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 255/255 71/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 7930385 m, 35165 m/sec, 18801364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 55 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 1 0 0 6 1 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 48 Diffusion2D-PT-D40N150-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 48 Diffusion2D-PT-D40N150-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 3058 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 2 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 5/254 2/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 102753 m, 20550 m/sec, 234775 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 5/3058 2/5 Diffusion2D-PT-D40N150-CTLFireability-2023-12 172655 m, -1551546 m/sec, 396784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 2 0 6 0 0 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 10/254 3/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 204330 m, 20315 m/sec, 470303 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 10/235 4/5 Diffusion2D-PT-D40N150-CTLFireability-2023-12 346813 m, 34831 m/sec, 800565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 55 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 15/254 4/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 305790 m, 20292 m/sec, 705446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 20/254 5/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 407519 m, 20345 m/sec, 941243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 25/254 6/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 510090 m, 20514 m/sec, 1179203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 30/254 7/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 614582 m, 20898 m/sec, 1421430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 35/254 8/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 716288 m, 20341 m/sec, 1662513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 40/254 9/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 812515 m, 19245 m/sec, 1897330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 45/254 10/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 907393 m, 18975 m/sec, 2131969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 50/254 11/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1000654 m, 18652 m/sec, 2368091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 55/254 11/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1094780 m, 18825 m/sec, 2600995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 60/254 12/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1189889 m, 19021 m/sec, 2831311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 65/254 13/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1281406 m, 18303 m/sec, 3061606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 70/254 14/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1374459 m, 18610 m/sec, 3293619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 75/254 15/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1468545 m, 18817 m/sec, 3523727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 80/254 16/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1562989 m, 18888 m/sec, 3754948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 85/254 16/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1655602 m, 18522 m/sec, 3987030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 90/254 17/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1748730 m, 18625 m/sec, 4216854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 95/254 18/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1844036 m, 19061 m/sec, 4443673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 100/254 19/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 1935258 m, 18244 m/sec, 4671797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 105/254 20/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2026408 m, 18230 m/sec, 4898575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 110/254 20/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2117959 m, 18310 m/sec, 5122151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 115/254 21/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2210974 m, 18603 m/sec, 5344626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 120/254 22/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2300424 m, 17890 m/sec, 5571041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 125/254 23/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2393115 m, 18538 m/sec, 5797560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 130/254 24/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2487685 m, 18914 m/sec, 6022920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 135/254 24/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2582351 m, 18933 m/sec, 6250934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 140/254 25/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2673647 m, 18259 m/sec, 6480933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 145/254 26/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2768156 m, 18901 m/sec, 6709729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 150/254 27/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2864344 m, 19237 m/sec, 6937358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 155/254 28/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 2959361 m, 19003 m/sec, 7166946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 160/254 28/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3052045 m, 18536 m/sec, 7396438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 165/254 29/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3145818 m, 18754 m/sec, 7624932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 170/254 30/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3244282 m, 19692 m/sec, 7850631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 175/254 31/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3334844 m, 18112 m/sec, 8072900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 180/254 32/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3423782 m, 17787 m/sec, 8295609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 185/254 33/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3516862 m, 18616 m/sec, 8518293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 190/254 33/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3609859 m, 18599 m/sec, 8735800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 195/254 34/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3701631 m, 18354 m/sec, 8952569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 200/254 35/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3791996 m, 18073 m/sec, 9177241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 205/254 36/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3885048 m, 18610 m/sec, 9397900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 210/254 37/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 3978321 m, 18654 m/sec, 9618005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 215/254 37/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4074452 m, 19226 m/sec, 9838329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 220/254 38/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4165319 m, 18173 m/sec, 10061257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 225/254 39/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4258964 m, 18729 m/sec, 10286011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 230/254 40/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4349579 m, 18123 m/sec, 10509680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 235/254 41/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4448016 m, 19687 m/sec, 10730154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 240/254 41/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4541665 m, 18729 m/sec, 10951964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 245/254 42/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4629783 m, 17623 m/sec, 11170775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 CTL EXCL 250/254 43/2000 Diffusion2D-PT-D40N150-CTLFireability-2023-12 4723332 m, 18709 m/sec, 11389048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 1 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 Diffusion2D-PT-D40N150-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 48 Diffusion2D-PT-D40N150-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 2803 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 5/254 2/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 167867 m, 33573 m/sec, 385641 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 4/2803 2/5 Diffusion2D-PT-D40N150-CTLFireability-2023-12 99986 m, -924669 m/sec, 228185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 10/254 4/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 341660 m, 34758 m/sec, 788563 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 9/233 3/5 Diffusion2D-PT-D40N150-CTLFireability-2023-12 203238 m, 20650 m/sec, 467696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 15/254 6/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 516163 m, 34900 m/sec, 1193253 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 14/233 4/5 Diffusion2D-PT-D40N150-CTLFireability-2023-12 306784 m, 20709 m/sec, 707681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 1 0 6 0 1 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 20/254 8/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 691180 m, 35003 m/sec, 1600757 t fired, .
[[35mlola[0m][.] 51 CTL EXCL 19/233 5/5 Diffusion2D-PT-D40N150-CTLFireability-2023-12 408928 m, 20428 m/sec, 944596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 25/254 9/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 851709 m, 32105 m/sec, 1992238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 30/254 11/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 1003700 m, 30398 m/sec, 2375201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 35/254 12/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 1154785 m, 30217 m/sec, 2744489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 40/254 13/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 1302251 m, 29493 m/sec, 3115435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 45/254 15/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 1448462 m, 29242 m/sec, 3475222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 50/254 16/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 1594747 m, 29257 m/sec, 3834235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 55/254 17/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 1739248 m, 28900 m/sec, 4193871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 60/254 18/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 1887981 m, 29746 m/sec, 4553749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 65/254 20/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 2034070 m, 29217 m/sec, 4917056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 70/254 21/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 2186239 m, 30433 m/sec, 5283049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 75/254 22/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 2333557 m, 29463 m/sec, 5650063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 80/254 24/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 2484589 m, 30206 m/sec, 6015544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 85/254 25/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 2634741 m, 30030 m/sec, 6381397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 90/254 26/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 2782966 m, 29645 m/sec, 6746720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 95/254 27/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 2937938 m, 30994 m/sec, 7114334 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 100/254 29/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 3088596 m, 30131 m/sec, 7483552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 105/254 30/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 3244738 m, 31228 m/sec, 7851757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 110/254 31/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 3394274 m, 29907 m/sec, 8219545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 115/254 33/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 3544860 m, 30117 m/sec, 8587727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 120/254 34/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 3702507 m, 31529 m/sec, 8954715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 125/254 35/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 3854408 m, 30380 m/sec, 9321829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 130/254 37/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 4009034 m, 30925 m/sec, 9689349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 135/254 38/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 4163436 m, 30880 m/sec, 10056342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 140/254 39/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 4314980 m, 30308 m/sec, 10425146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 145/254 41/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 4475876 m, 32179 m/sec, 10791739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 150/254 42/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 4624347 m, 29694 m/sec, 11157817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 155/254 44/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 4778915 m, 30913 m/sec, 11523639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 160/254 45/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 4941210 m, 32459 m/sec, 11892484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 165/254 46/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 5091490 m, 30056 m/sec, 12261002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 170/254 48/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 5247232 m, 31148 m/sec, 12627767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 175/254 49/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 5410571 m, 32667 m/sec, 12995723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 180/254 50/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 5565247 m, 30935 m/sec, 13363495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 185/254 52/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 5720603 m, 31071 m/sec, 13730113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 190/254 53/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 5883387 m, 32556 m/sec, 14098845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 195/254 55/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 6035592 m, 30441 m/sec, 14464911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 200/254 56/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 6190560 m, 30993 m/sec, 14829974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 205/254 57/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 6359136 m, 33715 m/sec, 15199386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 210/254 59/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 6508960 m, 29964 m/sec, 15565103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 215/254 60/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 6668111 m, 31830 m/sec, 15931647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 220/254 62/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 6838136 m, 34005 m/sec, 16300668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 225/254 63/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 6990961 m, 30565 m/sec, 16665343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 230/254 64/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 7145765 m, 30960 m/sec, 17028857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 235/254 66/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 7305160 m, 31879 m/sec, 17386932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 240/254 67/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 7460968 m, 31161 m/sec, 17740762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 245/254 68/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 7612267 m, 30259 m/sec, 18091655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 46 CTL EXCL 250/254 70/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-11 7761187 m, 29784 m/sec, 18443372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 46 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2024-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 Diffusion2D-PT-D40N150-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 Diffusion2D-PT-D40N150-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 2548 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 5/254 2/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 154134 m, 30826 m/sec, 353832 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 4/2548 2/5 Diffusion2D-PT-D40N150-CTLFireability-2024-11 153681 m, -1521501 m/sec, 352720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 10/254 4/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 325361 m, 34245 m/sec, 750809 t fired, .
[[35mlola[0m][.] 46 CTL EXCL 9/231 4/5 Diffusion2D-PT-D40N150-CTLFireability-2024-11 325853 m, 34434 m/sec, 752015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 46 (type EXCL) for Diffusion2D-PT-D40N150-CTLFireability-2024-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 15/254 6/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 496662 m, 34260 m/sec, 1148032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 20/254 8/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 668568 m, 34381 m/sec, 1546914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 25/254 9/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 827412 m, 31768 m/sec, 1932039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 30/254 10/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 976699 m, 29857 m/sec, 2309064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 35/254 12/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 1127325 m, 30125 m/sec, 2679337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 40/254 13/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 1275940 m, 29723 m/sec, 3047228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 45/254 14/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 1423280 m, 29468 m/sec, 3414047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 50/254 16/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 1573424 m, 30028 m/sec, 3780560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 55/254 17/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 1720079 m, 29331 m/sec, 4146476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 60/254 18/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 1871298 m, 30243 m/sec, 4511389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 65/254 19/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 2017960 m, 29332 m/sec, 4877944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 70/254 21/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 2169370 m, 30282 m/sec, 5242204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 75/254 22/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 2315128 m, 29151 m/sec, 5607453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 80/254 23/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 2466635 m, 30301 m/sec, 5972391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 85/254 25/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 2617000 m, 30073 m/sec, 6335336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 90/254 26/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 2763834 m, 29366 m/sec, 6699736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 95/254 27/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 2917493 m, 30731 m/sec, 7063162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 100/254 29/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 3066964 m, 29894 m/sec, 7430150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 105/254 30/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 3218912 m, 30389 m/sec, 7794974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 110/254 31/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 3370663 m, 30350 m/sec, 8160466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 115/254 33/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 3520400 m, 29947 m/sec, 8526731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 120/254 34/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 3677315 m, 31383 m/sec, 8891300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 125/254 35/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 3826263 m, 29789 m/sec, 9257101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 130/254 37/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 3980334 m, 30814 m/sec, 9622175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 135/254 38/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 4134218 m, 30776 m/sec, 9986321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 140/254 39/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 4285833 m, 30323 m/sec, 10351838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 145/254 41/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 4440852 m, 31003 m/sec, 10715403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 150/254 42/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 4593755 m, 30580 m/sec, 11078799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 155/254 43/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 4745296 m, 30308 m/sec, 11443449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 160/254 45/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 4906925 m, 32325 m/sec, 11807792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 165/254 46/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 5056361 m, 29887 m/sec, 12172472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 170/254 47/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 5209083 m, 30544 m/sec, 12538135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 175/254 49/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 5373260 m, 32835 m/sec, 12903101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 180/254 50/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 5521328 m, 29613 m/sec, 13266967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 185/254 51/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 5676807 m, 31095 m/sec, 13632282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 190/254 53/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 5842828 m, 33204 m/sec, 13997950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 195/254 54/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 5991929 m, 29820 m/sec, 14360360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 200/254 56/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 6146057 m, 30825 m/sec, 14724205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 205/254 57/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 6311938 m, 33176 m/sec, 15089726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 210/254 58/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 6465131 m, 30638 m/sec, 15451698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 215/254 60/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 6619633 m, 30900 m/sec, 15817796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 220/254 61/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 6781575 m, 32388 m/sec, 16181909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-07: EF true findpath[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2024-09: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-13: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N150-CTLFireability-2023-14: EF true findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-01: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-04: DISJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-05: DISJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2024-11: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-12: DISJ 0 0 0 0 6 0 2 3
[[35mlola[0m][.] Diffusion2D-PT-D40N150-CTLFireability-2023-15: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 43 CTL EXCL 225/254 63/2000 Diffusion2D-PT-D40N150-CTLFireability-2024-10 6939108 m, 31506 m/sec, 16544303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D40N150"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Diffusion2D-PT-D40N150, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134000322"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D40N150.tgz
mv Diffusion2D-PT-D40N150 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;