About the Execution of LoLA for Diffusion2D-PT-D40N100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.468 | 1436927.00 | 1470158.00 | 4705.90 | ?FFF???F?FTF??FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631134000316.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Diffusion2D-PT-D40N100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631134000316
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.1M
-rw-r--r-- 1 mcc users 6.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 38K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K May 19 07:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K May 19 18:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 11 14:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 117K Apr 11 14:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Apr 11 14:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 42K Apr 11 14:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 4.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-00
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-01
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-02
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-03
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-04
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-05
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-06
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-07
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-08
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-09
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-10
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-11
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-12
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-13
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-14
FORMULA_NAME Diffusion2D-PT-D40N100-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717022640196
FORMULA Diffusion2D-PT-D40N100-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N100-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N100-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N100-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N100-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N100-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N100-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N100-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N100-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717024077123
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-01: AU 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-07: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 Diffusion2D-PT-D40N100-LTLFireability-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 13 Diffusion2D-PT-D40N100-LTLFireability-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for Diffusion2D-PT-D40N100-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for Diffusion2D-PT-D40N100-LTLFireability-03
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 22:44:07] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 29 Diffusion2D-PT-D40N100-LTLFireability-07
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type FNDP) for 29 Diffusion2D-PT-D40N100-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type EQUN) for 29 Diffusion2D-PT-D40N100-LTLFireability-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 65 (type FNDP) for Diffusion2D-PT-D40N100-LTLFireability-07 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type EQUN) for Diffusion2D-PT-D40N100-LTLFireability-07 (obsolete)
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 Diffusion2D-PT-D40N100-LTLFireability-02
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EQUN) for Diffusion2D-PT-D40N100-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 61 Diffusion2D-PT-D40N100-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 65 (type FNDP) for Diffusion2D-PT-D40N100-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 104
[[35mlola[0m][I] fired transitions : 404
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 59 (type EXCL) for 58 Diffusion2D-PT-D40N100-LTLFireability-14
[[35mlola[0m][I] time limit : 299 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 59 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 Diffusion2D-PT-D40N100-LTLFireability-11
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 Diffusion2D-PT-D40N100-LTLFireability-09
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 Diffusion2D-PT-D40N100-LTLFireability-10
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0002 ***] [2024-05-29 22:44:09] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 69 (type EXCL) for 7 Diffusion2D-PT-D40N100-LTLFireability-01
[[35mlola[0m][I] time limit : 448 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 7 Diffusion2D-PT-D40N100-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for Diffusion2D-PT-D40N100-LTLFireability-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for Diffusion2D-PT-D40N100-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 Diffusion2D-PT-D40N100-LTLFireability-04
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 Diffusion2D-PT-D40N100-LTLFireability-08
[[35mlola[0m][I] time limit : 598 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 1/598 1/2000 Diffusion2D-PT-D40N100-LTLFireability-08 36548 m, 7309 m/sec, 93327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 104730
[[35mlola[0m][I] fired transitions : 272388
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 55 Diffusion2D-PT-D40N100-LTLFireability-13
[[35mlola[0m][I] time limit : 717 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 70
[[35mlola[0m][I] fired transitions : 136
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 Diffusion2D-PT-D40N100-LTLFireability-12
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1704
[[35mlola[0m][I] fired transitions : 1704
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 Diffusion2D-PT-D40N100-LTLFireability-06
[[35mlola[0m][I] time limit : 1196 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 3/1196 2/2000 Diffusion2D-PT-D40N100-LTLFireability-06 121043 m, 24208 m/sec, 278134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 8/1196 5/2000 Diffusion2D-PT-D40N100-LTLFireability-06 312931 m, 38377 m/sec, 723262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 13/1196 7/2000 Diffusion2D-PT-D40N100-LTLFireability-06 505202 m, 38454 m/sec, 1174355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 27 LTL EXCL 18/1196 9/2000 Diffusion2D-PT-D40N100-LTLFireability-06 679401 m, 34839 m/sec, 1603115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for Diffusion2D-PT-D40N100-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 685001
[[35mlola[0m][I] fired transitions : 1616880
[[35mlola[0m][I] time used : 19
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 Diffusion2D-PT-D40N100-LTLFireability-05
[[35mlola[0m][I] time limit : 1784 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 4/1784 3/2000 Diffusion2D-PT-D40N100-LTLFireability-05 189045 m, 37809 m/sec, 435866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 9/1784 5/2000 Diffusion2D-PT-D40N100-LTLFireability-05 384931 m, 39177 m/sec, 890007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 14/1784 8/2000 Diffusion2D-PT-D40N100-LTLFireability-05 570432 m, 37100 m/sec, 1336628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 19/1784 10/2000 Diffusion2D-PT-D40N100-LTLFireability-05 740765 m, 34066 m/sec, 1758854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 24/1784 12/2000 Diffusion2D-PT-D40N100-LTLFireability-05 907874 m, 33421 m/sec, 2171588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 29/1784 13/2000 Diffusion2D-PT-D40N100-LTLFireability-05 1072560 m, 32937 m/sec, 2581170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 34/1784 15/2000 Diffusion2D-PT-D40N100-LTLFireability-05 1236233 m, 32734 m/sec, 2984734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 39/1784 17/2000 Diffusion2D-PT-D40N100-LTLFireability-05 1397919 m, 32337 m/sec, 3387092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 44/1784 19/2000 Diffusion2D-PT-D40N100-LTLFireability-05 1563502 m, 33116 m/sec, 3790552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 49/1784 21/2000 Diffusion2D-PT-D40N100-LTLFireability-05 1727717 m, 32843 m/sec, 4194514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 54/1784 22/2000 Diffusion2D-PT-D40N100-LTLFireability-05 1891424 m, 32741 m/sec, 4599518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 59/1784 24/2000 Diffusion2D-PT-D40N100-LTLFireability-05 2059225 m, 33560 m/sec, 5005532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 64/1784 26/2000 Diffusion2D-PT-D40N100-LTLFireability-05 2224113 m, 32977 m/sec, 5413815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 69/1784 28/2000 Diffusion2D-PT-D40N100-LTLFireability-05 2394829 m, 34143 m/sec, 5820980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 74/1784 30/2000 Diffusion2D-PT-D40N100-LTLFireability-05 2559151 m, 32864 m/sec, 6227953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 79/1784 32/2000 Diffusion2D-PT-D40N100-LTLFireability-05 2729774 m, 34124 m/sec, 6634129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 84/1784 33/2000 Diffusion2D-PT-D40N100-LTLFireability-05 2894438 m, 32932 m/sec, 7038587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 89/1784 35/2000 Diffusion2D-PT-D40N100-LTLFireability-05 3066507 m, 34413 m/sec, 7443816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 94/1784 37/2000 Diffusion2D-PT-D40N100-LTLFireability-05 3232404 m, 33179 m/sec, 7850624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 99/1784 39/2000 Diffusion2D-PT-D40N100-LTLFireability-05 3401958 m, 33910 m/sec, 8255332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 104/1784 41/2000 Diffusion2D-PT-D40N100-LTLFireability-05 3569229 m, 33454 m/sec, 8661023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 109/1784 43/2000 Diffusion2D-PT-D40N100-LTLFireability-05 3737490 m, 33652 m/sec, 9065078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 114/1784 45/2000 Diffusion2D-PT-D40N100-LTLFireability-05 3911159 m, 34733 m/sec, 9469620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 119/1784 46/2000 Diffusion2D-PT-D40N100-LTLFireability-05 4077604 m, 33289 m/sec, 9871120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 124/1784 48/2000 Diffusion2D-PT-D40N100-LTLFireability-05 4252020 m, 34883 m/sec, 10273491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 129/1784 50/2000 Diffusion2D-PT-D40N100-LTLFireability-05 4414285 m, 32453 m/sec, 10672777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 134/1784 52/2000 Diffusion2D-PT-D40N100-LTLFireability-05 4588407 m, 34824 m/sec, 11081871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 139/1784 54/2000 Diffusion2D-PT-D40N100-LTLFireability-05 4763864 m, 35091 m/sec, 11486784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 144/1784 56/2000 Diffusion2D-PT-D40N100-LTLFireability-05 4937185 m, 34664 m/sec, 11900591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 149/1784 58/2000 Diffusion2D-PT-D40N100-LTLFireability-05 5118324 m, 36227 m/sec, 12316624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 154/1784 60/2000 Diffusion2D-PT-D40N100-LTLFireability-05 5287308 m, 33796 m/sec, 12721175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 159/1784 62/2000 Diffusion2D-PT-D40N100-LTLFireability-05 5458707 m, 34279 m/sec, 13127000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 164/1784 64/2000 Diffusion2D-PT-D40N100-LTLFireability-05 5641087 m, 36476 m/sec, 13533579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 169/1784 66/2000 Diffusion2D-PT-D40N100-LTLFireability-05 5807589 m, 33300 m/sec, 13939434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 174/1784 68/2000 Diffusion2D-PT-D40N100-LTLFireability-05 5981526 m, 34787 m/sec, 14343892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 179/1784 70/2000 Diffusion2D-PT-D40N100-LTLFireability-05 6163000 m, 36294 m/sec, 14750386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 185/1784 71/2000 Diffusion2D-PT-D40N100-LTLFireability-05 6337250 m, 34850 m/sec, 15155393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 190/1784 73/2000 Diffusion2D-PT-D40N100-LTLFireability-05 6511219 m, 34793 m/sec, 15559721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 195/1784 75/2000 Diffusion2D-PT-D40N100-LTLFireability-05 6690416 m, 35839 m/sec, 15964704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 200/1784 77/2000 Diffusion2D-PT-D40N100-LTLFireability-05 6863512 m, 34619 m/sec, 16370224 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 205/1784 79/2000 Diffusion2D-PT-D40N100-LTLFireability-05 7036675 m, 34632 m/sec, 16772424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 210/1784 81/2000 Diffusion2D-PT-D40N100-LTLFireability-05 7218702 m, 36405 m/sec, 17180757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 215/1784 83/2000 Diffusion2D-PT-D40N100-LTLFireability-05 7394556 m, 35170 m/sec, 17587268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 220/1784 85/2000 Diffusion2D-PT-D40N100-LTLFireability-05 7568339 m, 34756 m/sec, 17990518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 225/1784 87/2000 Diffusion2D-PT-D40N100-LTLFireability-05 7755509 m, 37434 m/sec, 18400964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 230/1784 89/2000 Diffusion2D-PT-D40N100-LTLFireability-05 7923893 m, 33676 m/sec, 18806725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 235/1784 91/2000 Diffusion2D-PT-D40N100-LTLFireability-05 8101838 m, 35589 m/sec, 19211120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 240/1784 93/2000 Diffusion2D-PT-D40N100-LTLFireability-05 8292353 m, 38103 m/sec, 19619277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 245/1784 95/2000 Diffusion2D-PT-D40N100-LTLFireability-05 8464113 m, 34352 m/sec, 20019801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 250/1784 97/2000 Diffusion2D-PT-D40N100-LTLFireability-05 8641726 m, 35522 m/sec, 20431634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 255/1784 99/2000 Diffusion2D-PT-D40N100-LTLFireability-05 8826949 m, 37044 m/sec, 20839819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 260/1784 101/2000 Diffusion2D-PT-D40N100-LTLFireability-05 9006461 m, 35902 m/sec, 21242090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 265/1784 103/2000 Diffusion2D-PT-D40N100-LTLFireability-05 9182250 m, 35157 m/sec, 21646312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 270/1784 105/2000 Diffusion2D-PT-D40N100-LTLFireability-05 9352693 m, 34088 m/sec, 22040703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 275/1784 107/2000 Diffusion2D-PT-D40N100-LTLFireability-05 9545737 m, 38608 m/sec, 22447833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 280/1784 109/2000 Diffusion2D-PT-D40N100-LTLFireability-05 9722923 m, 35437 m/sec, 22856724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 285/1784 111/2000 Diffusion2D-PT-D40N100-LTLFireability-05 9903984 m, 36212 m/sec, 23269587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 290/1784 113/2000 Diffusion2D-PT-D40N100-LTLFireability-05 10090538 m, 37310 m/sec, 23679441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 295/1784 115/2000 Diffusion2D-PT-D40N100-LTLFireability-05 10279121 m, 37716 m/sec, 24097353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 300/1784 117/2000 Diffusion2D-PT-D40N100-LTLFireability-05 10457089 m, 35593 m/sec, 24515583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 305/1784 119/2000 Diffusion2D-PT-D40N100-LTLFireability-05 10640578 m, 36697 m/sec, 24930687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 310/1784 121/2000 Diffusion2D-PT-D40N100-LTLFireability-05 10832728 m, 38430 m/sec, 25341264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 315/1784 123/2000 Diffusion2D-PT-D40N100-LTLFireability-05 11017335 m, 36921 m/sec, 25746063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 320/1784 125/2000 Diffusion2D-PT-D40N100-LTLFireability-05 11194731 m, 35479 m/sec, 26151170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 325/1784 127/2000 Diffusion2D-PT-D40N100-LTLFireability-05 11373091 m, 35672 m/sec, 26559326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 330/1784 130/2000 Diffusion2D-PT-D40N100-LTLFireability-05 11566690 m, 38719 m/sec, 26968822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 335/1784 132/2000 Diffusion2D-PT-D40N100-LTLFireability-05 11751093 m, 36880 m/sec, 27377428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 340/1784 134/2000 Diffusion2D-PT-D40N100-LTLFireability-05 11929134 m, 35608 m/sec, 27785638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 345/1784 136/2000 Diffusion2D-PT-D40N100-LTLFireability-05 12108360 m, 35845 m/sec, 28192643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 350/1784 138/2000 Diffusion2D-PT-D40N100-LTLFireability-05 12301418 m, 38611 m/sec, 28602467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 355/1784 140/2000 Diffusion2D-PT-D40N100-LTLFireability-05 12489420 m, 37600 m/sec, 29014521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 360/1784 142/2000 Diffusion2D-PT-D40N100-LTLFireability-05 12667415 m, 35599 m/sec, 29420172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 365/1784 144/2000 Diffusion2D-PT-D40N100-LTLFireability-05 12851152 m, 36747 m/sec, 29830221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 370/1784 146/2000 Diffusion2D-PT-D40N100-LTLFireability-05 13044978 m, 38765 m/sec, 30238838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 375/1784 148/2000 Diffusion2D-PT-D40N100-LTLFireability-05 13236792 m, 38362 m/sec, 30648687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 380/1784 150/2000 Diffusion2D-PT-D40N100-LTLFireability-05 13412361 m, 35113 m/sec, 31051747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 385/1784 152/2000 Diffusion2D-PT-D40N100-LTLFireability-05 13600094 m, 37546 m/sec, 31463600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 390/1784 154/2000 Diffusion2D-PT-D40N100-LTLFireability-05 13778115 m, 35604 m/sec, 31867428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 395/1784 156/2000 Diffusion2D-PT-D40N100-LTLFireability-05 13973826 m, 39142 m/sec, 32279211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 400/1784 158/2000 Diffusion2D-PT-D40N100-LTLFireability-05 14156452 m, 36525 m/sec, 32684889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 405/1784 160/2000 Diffusion2D-PT-D40N100-LTLFireability-05 14338118 m, 36333 m/sec, 33090931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 410/1784 162/2000 Diffusion2D-PT-D40N100-LTLFireability-05 14519393 m, 36255 m/sec, 33501507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 415/1784 165/2000 Diffusion2D-PT-D40N100-LTLFireability-05 14717638 m, 39649 m/sec, 33912561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 420/1784 167/2000 Diffusion2D-PT-D40N100-LTLFireability-05 14914064 m, 39285 m/sec, 34325815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 425/1784 169/2000 Diffusion2D-PT-D40N100-LTLFireability-05 15088430 m, 34873 m/sec, 34730312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 430/1784 171/2000 Diffusion2D-PT-D40N100-LTLFireability-05 15277801 m, 37874 m/sec, 35142087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 435/1784 173/2000 Diffusion2D-PT-D40N100-LTLFireability-05 15453148 m, 35069 m/sec, 35546809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 440/1784 175/2000 Diffusion2D-PT-D40N100-LTLFireability-05 15653115 m, 39993 m/sec, 35958881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 445/1784 177/2000 Diffusion2D-PT-D40N100-LTLFireability-05 15848073 m, 38991 m/sec, 36370646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 450/1784 179/2000 Diffusion2D-PT-D40N100-LTLFireability-05 16025896 m, 35564 m/sec, 36773602 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 455/1784 181/2000 Diffusion2D-PT-D40N100-LTLFireability-05 16218428 m, 38506 m/sec, 37187185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 460/1784 183/2000 Diffusion2D-PT-D40N100-LTLFireability-05 16394843 m, 35283 m/sec, 37589985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 465/1784 186/2000 Diffusion2D-PT-D40N100-LTLFireability-05 16590482 m, 39127 m/sec, 38000939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 470/1784 188/2000 Diffusion2D-PT-D40N100-LTLFireability-05 16788202 m, 39544 m/sec, 38415925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 475/1784 190/2000 Diffusion2D-PT-D40N100-LTLFireability-05 16968874 m, 36134 m/sec, 38821288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 480/1784 192/2000 Diffusion2D-PT-D40N100-LTLFireability-05 17158199 m, 37865 m/sec, 39235567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 485/1784 194/2000 Diffusion2D-PT-D40N100-LTLFireability-05 17334901 m, 35340 m/sec, 39642034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 490/1784 196/2000 Diffusion2D-PT-D40N100-LTLFireability-05 17537331 m, 40486 m/sec, 40054412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 495/1784 198/2000 Diffusion2D-PT-D40N100-LTLFireability-05 17733495 m, 39232 m/sec, 40467011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 500/1784 200/2000 Diffusion2D-PT-D40N100-LTLFireability-05 17913404 m, 35981 m/sec, 40871573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 505/1784 202/2000 Diffusion2D-PT-D40N100-LTLFireability-05 18101933 m, 37705 m/sec, 41283855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 510/1784 204/2000 Diffusion2D-PT-D40N100-LTLFireability-05 18282950 m, 36203 m/sec, 41695528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 515/1784 207/2000 Diffusion2D-PT-D40N100-LTLFireability-05 18483319 m, 40073 m/sec, 42106776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 520/1784 209/2000 Diffusion2D-PT-D40N100-LTLFireability-05 18666084 m, 36553 m/sec, 42516258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 525/1784 211/2000 Diffusion2D-PT-D40N100-LTLFireability-05 18841161 m, 35015 m/sec, 42922341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 530/1784 213/2000 Diffusion2D-PT-D40N100-LTLFireability-05 19023003 m, 36368 m/sec, 43330263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 535/1784 215/2000 Diffusion2D-PT-D40N100-LTLFireability-05 19193746 m, 34148 m/sec, 43735272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 540/1784 217/2000 Diffusion2D-PT-D40N100-LTLFireability-05 19352496 m, 31750 m/sec, 44139214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 545/1784 218/2000 Diffusion2D-PT-D40N100-LTLFireability-05 19502368 m, 29974 m/sec, 44537862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 550/1784 220/2000 Diffusion2D-PT-D40N100-LTLFireability-05 19648694 m, 29265 m/sec, 44932331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 555/1784 222/2000 Diffusion2D-PT-D40N100-LTLFireability-05 19817722 m, 33805 m/sec, 45325937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 560/1784 224/2000 Diffusion2D-PT-D40N100-LTLFireability-05 19981074 m, 32670 m/sec, 45708397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 565/1784 225/2000 Diffusion2D-PT-D40N100-LTLFireability-05 20143598 m, 32504 m/sec, 46092992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 570/1784 227/2000 Diffusion2D-PT-D40N100-LTLFireability-05 20309301 m, 33140 m/sec, 46473918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 575/1784 229/2000 Diffusion2D-PT-D40N100-LTLFireability-05 20475719 m, 33283 m/sec, 46856667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 580/1784 231/2000 Diffusion2D-PT-D40N100-LTLFireability-05 20642069 m, 33270 m/sec, 47235226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 585/1784 233/2000 Diffusion2D-PT-D40N100-LTLFireability-05 20800176 m, 31621 m/sec, 47612135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 590/1784 235/2000 Diffusion2D-PT-D40N100-LTLFireability-05 20967929 m, 33550 m/sec, 47996569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 595/1784 236/2000 Diffusion2D-PT-D40N100-LTLFireability-05 21116077 m, 29629 m/sec, 48379754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 600/1784 238/2000 Diffusion2D-PT-D40N100-LTLFireability-05 21275101 m, 31804 m/sec, 48765178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 605/1784 240/2000 Diffusion2D-PT-D40N100-LTLFireability-05 21414289 m, 27837 m/sec, 49138937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 610/1784 241/2000 Diffusion2D-PT-D40N100-LTLFireability-05 21559323 m, 29006 m/sec, 49513896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 615/1784 243/2000 Diffusion2D-PT-D40N100-LTLFireability-05 21722381 m, 32611 m/sec, 49898278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 620/1784 245/2000 Diffusion2D-PT-D40N100-LTLFireability-05 21862987 m, 28121 m/sec, 50266701 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 625/1784 246/2000 Diffusion2D-PT-D40N100-LTLFireability-05 21998810 m, 27164 m/sec, 50635278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 630/1784 248/2000 Diffusion2D-PT-D40N100-LTLFireability-05 22133465 m, 26931 m/sec, 50999400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 635/1784 249/2000 Diffusion2D-PT-D40N100-LTLFireability-05 22265283 m, 26363 m/sec, 51365372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 640/1784 251/2000 Diffusion2D-PT-D40N100-LTLFireability-05 22396581 m, 26259 m/sec, 51721542 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 645/1784 253/2000 Diffusion2D-PT-D40N100-LTLFireability-05 22552634 m, 31210 m/sec, 52096455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 650/1784 255/2000 Diffusion2D-PT-D40N100-LTLFireability-05 22741086 m, 37690 m/sec, 52485644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 655/1784 257/2000 Diffusion2D-PT-D40N100-LTLFireability-05 22927972 m, 37377 m/sec, 52871576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 660/1784 259/2000 Diffusion2D-PT-D40N100-LTLFireability-05 23114675 m, 37340 m/sec, 53257178 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 665/1784 261/2000 Diffusion2D-PT-D40N100-LTLFireability-05 23301154 m, 37295 m/sec, 53642377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 670/1784 263/2000 Diffusion2D-PT-D40N100-LTLFireability-05 23487668 m, 37302 m/sec, 54027516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 675/1784 265/2000 Diffusion2D-PT-D40N100-LTLFireability-05 23674459 m, 37358 m/sec, 54413414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 680/1784 267/2000 Diffusion2D-PT-D40N100-LTLFireability-05 23860790 m, 37266 m/sec, 54798095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 685/1784 269/2000 Diffusion2D-PT-D40N100-LTLFireability-05 24047337 m, 37309 m/sec, 55183489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 690/1784 271/2000 Diffusion2D-PT-D40N100-LTLFireability-05 24232365 m, 37005 m/sec, 55565795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 695/1784 273/2000 Diffusion2D-PT-D40N100-LTLFireability-05 24413404 m, 36207 m/sec, 55939896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 700/1784 275/2000 Diffusion2D-PT-D40N100-LTLFireability-05 24593788 m, 36076 m/sec, 56314289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 705/1784 277/2000 Diffusion2D-PT-D40N100-LTLFireability-05 24779143 m, 37071 m/sec, 56697332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 710/1784 280/2000 Diffusion2D-PT-D40N100-LTLFireability-05 24963664 m, 36904 m/sec, 57078395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 715/1784 282/2000 Diffusion2D-PT-D40N100-LTLFireability-05 25143152 m, 35897 m/sec, 57449363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 720/1784 284/2000 Diffusion2D-PT-D40N100-LTLFireability-05 25323247 m, 36019 m/sec, 57823388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 725/1784 286/2000 Diffusion2D-PT-D40N100-LTLFireability-05 25510875 m, 37525 m/sec, 58211031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 730/1784 288/2000 Diffusion2D-PT-D40N100-LTLFireability-05 25701569 m, 38138 m/sec, 58604995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 735/1784 290/2000 Diffusion2D-PT-D40N100-LTLFireability-05 25887199 m, 37126 m/sec, 58990358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 740/1784 292/2000 Diffusion2D-PT-D40N100-LTLFireability-05 26073480 m, 37256 m/sec, 59375339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 745/1784 294/2000 Diffusion2D-PT-D40N100-LTLFireability-05 26258835 m, 37071 m/sec, 59760305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 750/1784 296/2000 Diffusion2D-PT-D40N100-LTLFireability-05 26443108 m, 36854 m/sec, 60143065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 755/1784 298/2000 Diffusion2D-PT-D40N100-LTLFireability-05 26630422 m, 37462 m/sec, 60530105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 760/1784 300/2000 Diffusion2D-PT-D40N100-LTLFireability-05 26813882 m, 36692 m/sec, 60911182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 765/1784 302/2000 Diffusion2D-PT-D40N100-LTLFireability-05 27002629 m, 37749 m/sec, 61303237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 770/1784 305/2000 Diffusion2D-PT-D40N100-LTLFireability-05 27190801 m, 37634 m/sec, 61694185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 775/1784 307/2000 Diffusion2D-PT-D40N100-LTLFireability-05 27380005 m, 37840 m/sec, 62087117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 780/1784 309/2000 Diffusion2D-PT-D40N100-LTLFireability-05 27568127 m, 37624 m/sec, 62478007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 785/1784 311/2000 Diffusion2D-PT-D40N100-LTLFireability-05 27753058 m, 36986 m/sec, 62864587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 790/1784 313/2000 Diffusion2D-PT-D40N100-LTLFireability-05 27939207 m, 37229 m/sec, 63251203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 795/1784 315/2000 Diffusion2D-PT-D40N100-LTLFireability-05 28123606 m, 36879 m/sec, 63636579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 800/1784 317/2000 Diffusion2D-PT-D40N100-LTLFireability-05 28308762 m, 37031 m/sec, 64023521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 805/1784 319/2000 Diffusion2D-PT-D40N100-LTLFireability-05 28493803 m, 37008 m/sec, 64410314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 810/1784 321/2000 Diffusion2D-PT-D40N100-LTLFireability-05 28676242 m, 36487 m/sec, 64793931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 815/1784 323/2000 Diffusion2D-PT-D40N100-LTLFireability-05 28858269 m, 36405 m/sec, 65176867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 820/1784 325/2000 Diffusion2D-PT-D40N100-LTLFireability-05 29038432 m, 36032 m/sec, 65557843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 825/1784 327/2000 Diffusion2D-PT-D40N100-LTLFireability-05 29217079 m, 35729 m/sec, 65938227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 830/1784 329/2000 Diffusion2D-PT-D40N100-LTLFireability-05 29391864 m, 34957 m/sec, 66314894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 835/1784 331/2000 Diffusion2D-PT-D40N100-LTLFireability-05 29558279 m, 33283 m/sec, 66683775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 840/1784 333/2000 Diffusion2D-PT-D40N100-LTLFireability-05 29706971 m, 29738 m/sec, 67044345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 845/1784 334/2000 Diffusion2D-PT-D40N100-LTLFireability-05 29845257 m, 27657 m/sec, 67396491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 850/1784 336/2000 Diffusion2D-PT-D40N100-LTLFireability-05 29982952 m, 27539 m/sec, 67744962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 855/1784 337/2000 Diffusion2D-PT-D40N100-LTLFireability-05 30120447 m, 27499 m/sec, 68090562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 860/1784 339/2000 Diffusion2D-PT-D40N100-LTLFireability-05 30256791 m, 27268 m/sec, 68437495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 865/1784 340/2000 Diffusion2D-PT-D40N100-LTLFireability-05 30391721 m, 26986 m/sec, 68784492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 870/1784 342/2000 Diffusion2D-PT-D40N100-LTLFireability-05 30526563 m, 26968 m/sec, 69129783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 875/1784 343/2000 Diffusion2D-PT-D40N100-LTLFireability-05 30665430 m, 27773 m/sec, 69476878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 880/1784 345/2000 Diffusion2D-PT-D40N100-LTLFireability-05 30801413 m, 27196 m/sec, 69819727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 885/1784 346/2000 Diffusion2D-PT-D40N100-LTLFireability-05 30933804 m, 26478 m/sec, 70168102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 890/1784 348/2000 Diffusion2D-PT-D40N100-LTLFireability-05 31070507 m, 27340 m/sec, 70514978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 895/1784 349/2000 Diffusion2D-PT-D40N100-LTLFireability-05 31204839 m, 26866 m/sec, 70863416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 900/1784 350/2000 Diffusion2D-PT-D40N100-LTLFireability-05 31339747 m, 26981 m/sec, 71214240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 905/1784 352/2000 Diffusion2D-PT-D40N100-LTLFireability-05 31474248 m, 26900 m/sec, 71564075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 910/1784 353/2000 Diffusion2D-PT-D40N100-LTLFireability-05 31607734 m, 26697 m/sec, 71913257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 915/1784 355/2000 Diffusion2D-PT-D40N100-LTLFireability-05 31740457 m, 26544 m/sec, 72259877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 920/1784 356/2000 Diffusion2D-PT-D40N100-LTLFireability-05 31873580 m, 26624 m/sec, 72602876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 925/1784 358/2000 Diffusion2D-PT-D40N100-LTLFireability-05 32012153 m, 27714 m/sec, 72955439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 930/1784 359/2000 Diffusion2D-PT-D40N100-LTLFireability-05 32144257 m, 26420 m/sec, 73297756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 935/1784 361/2000 Diffusion2D-PT-D40N100-LTLFireability-05 32277063 m, 26561 m/sec, 73639541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 940/1784 362/2000 Diffusion2D-PT-D40N100-LTLFireability-05 32411713 m, 26930 m/sec, 73980200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 945/1784 363/2000 Diffusion2D-PT-D40N100-LTLFireability-05 32548814 m, 27420 m/sec, 74320991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 950/1784 365/2000 Diffusion2D-PT-D40N100-LTLFireability-05 32683165 m, 26870 m/sec, 74663901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 955/1784 366/2000 Diffusion2D-PT-D40N100-LTLFireability-05 32813832 m, 26133 m/sec, 75008502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 960/1784 368/2000 Diffusion2D-PT-D40N100-LTLFireability-05 32947013 m, 26636 m/sec, 75351899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 965/1784 369/2000 Diffusion2D-PT-D40N100-LTLFireability-05 33083907 m, 27378 m/sec, 75695306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 970/1784 371/2000 Diffusion2D-PT-D40N100-LTLFireability-05 33221850 m, 27588 m/sec, 76040563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 975/1784 372/2000 Diffusion2D-PT-D40N100-LTLFireability-05 33355755 m, 26781 m/sec, 76380547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 980/1784 374/2000 Diffusion2D-PT-D40N100-LTLFireability-05 33496065 m, 28062 m/sec, 76727933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 985/1784 375/2000 Diffusion2D-PT-D40N100-LTLFireability-05 33628596 m, 26506 m/sec, 77070747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 990/1784 377/2000 Diffusion2D-PT-D40N100-LTLFireability-05 33764373 m, 27155 m/sec, 77415424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 995/1784 378/2000 Diffusion2D-PT-D40N100-LTLFireability-05 33896600 m, 26445 m/sec, 77756561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1000/1784 379/2000 Diffusion2D-PT-D40N100-LTLFireability-05 34031672 m, 27014 m/sec, 78098382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1005/1784 381/2000 Diffusion2D-PT-D40N100-LTLFireability-05 34166360 m, 26937 m/sec, 78442187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1010/1784 382/2000 Diffusion2D-PT-D40N100-LTLFireability-05 34299599 m, 26647 m/sec, 78778713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1015/1784 384/2000 Diffusion2D-PT-D40N100-LTLFireability-05 34435519 m, 27184 m/sec, 79118826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1020/1784 385/2000 Diffusion2D-PT-D40N100-LTLFireability-05 34568732 m, 26642 m/sec, 79451194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1025/1784 387/2000 Diffusion2D-PT-D40N100-LTLFireability-05 34705194 m, 27292 m/sec, 79784750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1030/1784 388/2000 Diffusion2D-PT-D40N100-LTLFireability-05 34837453 m, 26451 m/sec, 80121084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1035/1784 390/2000 Diffusion2D-PT-D40N100-LTLFireability-05 34965255 m, 25560 m/sec, 80453012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1040/1784 391/2000 Diffusion2D-PT-D40N100-LTLFireability-05 35095067 m, 25962 m/sec, 80792680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1045/1784 392/2000 Diffusion2D-PT-D40N100-LTLFireability-05 35229454 m, 26877 m/sec, 81127672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1050/1784 394/2000 Diffusion2D-PT-D40N100-LTLFireability-05 35365717 m, 27252 m/sec, 81468026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1055/1784 395/2000 Diffusion2D-PT-D40N100-LTLFireability-05 35500671 m, 26990 m/sec, 81805540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1060/1784 397/2000 Diffusion2D-PT-D40N100-LTLFireability-05 35641561 m, 28178 m/sec, 82146599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 397
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1065/1784 398/2000 Diffusion2D-PT-D40N100-LTLFireability-05 35774528 m, 26593 m/sec, 82483981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1070/1784 400/2000 Diffusion2D-PT-D40N100-LTLFireability-05 35910464 m, 27187 m/sec, 82825774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1075/1784 401/2000 Diffusion2D-PT-D40N100-LTLFireability-05 36042153 m, 26337 m/sec, 83164104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1080/1784 403/2000 Diffusion2D-PT-D40N100-LTLFireability-05 36176076 m, 26784 m/sec, 83503799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1085/1784 404/2000 Diffusion2D-PT-D40N100-LTLFireability-05 36313355 m, 27455 m/sec, 83843093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1090/1784 406/2000 Diffusion2D-PT-D40N100-LTLFireability-05 36451766 m, 27682 m/sec, 84186867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1095/1784 407/2000 Diffusion2D-PT-D40N100-LTLFireability-05 36586592 m, 26965 m/sec, 84524448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1100/1784 409/2000 Diffusion2D-PT-D40N100-LTLFireability-05 36729263 m, 28534 m/sec, 84866670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1105/1784 410/2000 Diffusion2D-PT-D40N100-LTLFireability-05 36867830 m, 27713 m/sec, 85211940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1110/1784 412/2000 Diffusion2D-PT-D40N100-LTLFireability-05 37004595 m, 27353 m/sec, 85556162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1115/1784 413/2000 Diffusion2D-PT-D40N100-LTLFireability-05 37135117 m, 26104 m/sec, 85899630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1120/1784 415/2000 Diffusion2D-PT-D40N100-LTLFireability-05 37271904 m, 27357 m/sec, 86239172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1125/1784 416/2000 Diffusion2D-PT-D40N100-LTLFireability-05 37410757 m, 27770 m/sec, 86582351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1130/1784 418/2000 Diffusion2D-PT-D40N100-LTLFireability-05 37549446 m, 27737 m/sec, 86921737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1135/1784 419/2000 Diffusion2D-PT-D40N100-LTLFireability-05 37692850 m, 28680 m/sec, 87263518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1140/1784 421/2000 Diffusion2D-PT-D40N100-LTLFireability-05 37833395 m, 28109 m/sec, 87609281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1145/1784 422/2000 Diffusion2D-PT-D40N100-LTLFireability-05 37970600 m, 27441 m/sec, 87951761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1150/1784 424/2000 Diffusion2D-PT-D40N100-LTLFireability-05 38110313 m, 27942 m/sec, 88298196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1155/1784 425/2000 Diffusion2D-PT-D40N100-LTLFireability-05 38241464 m, 26230 m/sec, 88641273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1160/1784 427/2000 Diffusion2D-PT-D40N100-LTLFireability-05 38380225 m, 27752 m/sec, 88984823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1165/1784 428/2000 Diffusion2D-PT-D40N100-LTLFireability-05 38523969 m, 28748 m/sec, 89329841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1170/1784 430/2000 Diffusion2D-PT-D40N100-LTLFireability-05 38661327 m, 27471 m/sec, 89668553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1175/1784 431/2000 Diffusion2D-PT-D40N100-LTLFireability-05 38811645 m, 30063 m/sec, 90018173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1180/1784 433/2000 Diffusion2D-PT-D40N100-LTLFireability-05 38951582 m, 27987 m/sec, 90365062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1185/1784 434/2000 Diffusion2D-PT-D40N100-LTLFireability-05 39091941 m, 28071 m/sec, 90711332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1190/1784 436/2000 Diffusion2D-PT-D40N100-LTLFireability-05 39234123 m, 28436 m/sec, 91058784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1195/1784 437/2000 Diffusion2D-PT-D40N100-LTLFireability-05 39365426 m, 26260 m/sec, 91402306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1200/1784 439/2000 Diffusion2D-PT-D40N100-LTLFireability-05 39504937 m, 27902 m/sec, 91746891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1205/1784 440/2000 Diffusion2D-PT-D40N100-LTLFireability-05 39648621 m, 28736 m/sec, 92091202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1210/1784 442/2000 Diffusion2D-PT-D40N100-LTLFireability-05 39789791 m, 28234 m/sec, 92433786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1215/1784 444/2000 Diffusion2D-PT-D40N100-LTLFireability-05 39938276 m, 29697 m/sec, 92780400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1220/1784 445/2000 Diffusion2D-PT-D40N100-LTLFireability-05 40082559 m, 28856 m/sec, 93128415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1225/1784 447/2000 Diffusion2D-PT-D40N100-LTLFireability-05 40229477 m, 29383 m/sec, 93481310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1230/1784 448/2000 Diffusion2D-PT-D40N100-LTLFireability-05 40365902 m, 27285 m/sec, 93827322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1235/1784 450/2000 Diffusion2D-PT-D40N100-LTLFireability-05 40505632 m, 27946 m/sec, 94175179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1240/1784 451/2000 Diffusion2D-PT-D40N100-LTLFireability-05 40644707 m, 27815 m/sec, 94517907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1245/1784 453/2000 Diffusion2D-PT-D40N100-LTLFireability-05 40791129 m, 29284 m/sec, 94867761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1250/1784 454/2000 Diffusion2D-PT-D40N100-LTLFireability-05 40937674 m, 29309 m/sec, 95216107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1255/1784 456/2000 Diffusion2D-PT-D40N100-LTLFireability-05 41074438 m, 27352 m/sec, 95555372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1260/1784 458/2000 Diffusion2D-PT-D40N100-LTLFireability-05 41231547 m, 31421 m/sec, 95912196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1265/1784 459/2000 Diffusion2D-PT-D40N100-LTLFireability-05 41368871 m, 27464 m/sec, 96257152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1270/1784 461/2000 Diffusion2D-PT-D40N100-LTLFireability-05 41512447 m, 28715 m/sec, 96600663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1275/1784 462/2000 Diffusion2D-PT-D40N100-LTLFireability-05 41658241 m, 29158 m/sec, 96944728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1280/1784 464/2000 Diffusion2D-PT-D40N100-LTLFireability-05 41786390 m, 25629 m/sec, 97281079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1285/1784 465/2000 Diffusion2D-PT-D40N100-LTLFireability-05 41922864 m, 27294 m/sec, 97614492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1290/1784 467/2000 Diffusion2D-PT-D40N100-LTLFireability-05 42069780 m, 29383 m/sec, 97960245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1295/1784 468/2000 Diffusion2D-PT-D40N100-LTLFireability-05 42217566 m, 29557 m/sec, 98306077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1300/1784 470/2000 Diffusion2D-PT-D40N100-LTLFireability-05 42351636 m, 26814 m/sec, 98637717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1305/1784 472/2000 Diffusion2D-PT-D40N100-LTLFireability-05 42511196 m, 31912 m/sec, 98992293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1310/1784 473/2000 Diffusion2D-PT-D40N100-LTLFireability-05 42647149 m, 27190 m/sec, 99332174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1315/1784 475/2000 Diffusion2D-PT-D40N100-LTLFireability-05 42794939 m, 29558 m/sec, 99680892 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1320/1784 476/2000 Diffusion2D-PT-D40N100-LTLFireability-05 42938756 m, 28763 m/sec, 100027168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1325/1784 478/2000 Diffusion2D-PT-D40N100-LTLFireability-05 43075185 m, 27285 m/sec, 100369133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1330/1784 479/2000 Diffusion2D-PT-D40N100-LTLFireability-05 43213616 m, 27686 m/sec, 100706934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1335/1784 481/2000 Diffusion2D-PT-D40N100-LTLFireability-05 43366167 m, 30510 m/sec, 101061807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1340/1784 483/2000 Diffusion2D-PT-D40N100-LTLFireability-05 43510091 m, 28784 m/sec, 101407239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1345/1784 484/2000 Diffusion2D-PT-D40N100-LTLFireability-05 43649057 m, 27793 m/sec, 101737934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1350/1784 486/2000 Diffusion2D-PT-D40N100-LTLFireability-05 43797899 m, 29768 m/sec, 102079630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1355/1784 487/2000 Diffusion2D-PT-D40N100-LTLFireability-05 43945266 m, 29473 m/sec, 102424297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1360/1784 489/2000 Diffusion2D-PT-D40N100-LTLFireability-05 44093656 m, 29678 m/sec, 102773909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1365/1784 491/2000 Diffusion2D-PT-D40N100-LTLFireability-05 44235740 m, 28416 m/sec, 103117490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1370/1784 492/2000 Diffusion2D-PT-D40N100-LTLFireability-05 44380933 m, 29038 m/sec, 103463498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1375/1784 494/2000 Diffusion2D-PT-D40N100-LTLFireability-05 44511273 m, 26068 m/sec, 103802854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1380/1784 495/2000 Diffusion2D-PT-D40N100-LTLFireability-05 44652693 m, 28284 m/sec, 104145455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1385/1784 497/2000 Diffusion2D-PT-D40N100-LTLFireability-05 44806211 m, 30703 m/sec, 104498296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1390/1784 498/2000 Diffusion2D-PT-D40N100-LTLFireability-05 44960495 m, 30856 m/sec, 104849598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1395/1784 500/2000 Diffusion2D-PT-D40N100-LTLFireability-05 45098504 m, 27601 m/sec, 105188117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-01: AU false state space /ER[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-03: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-07: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N100-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N100-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-00: CONJ 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N100-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1400/1784 501/2000 Diffusion2D-PT-D40N100-LTLFireability-05 45231538 m, 26606 m/sec, 105481880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D40N100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Diffusion2D-PT-D40N100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631134000316"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D40N100.tgz
mv Diffusion2D-PT-D40N100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;