About the Execution of LoLA for Diffusion2D-PT-D40N050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 15964.859 | 1847268.00 | 1880868.00 | 5157.50 | TFFF?FFFF?TFFTT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631133900308.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Diffusion2D-PT-D40N050, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631133900308
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.2M
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 112K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 22 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 14:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 11 14:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 14:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Apr 11 14:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 4.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-00
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-01
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-02
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-03
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-04
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-05
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-06
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-07
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-08
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-09
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-10
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-11
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-12
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-13
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-14
FORMULA_NAME Diffusion2D-PT-D40N050-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717021822319
FORMULA Diffusion2D-PT-D40N050-LTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D40N050-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[33mDiffusion2D-PT-D40N050-LTLFireability-04: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mDiffusion2D-PT-D40N050-LTLFireability-09: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m] [1m[33mDiffusion2D-PT-D40N050-LTLFireability-15: LTL unknown AGGR[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1846 secs. Pages in use: 263
BK_STOP 1717023669587
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-10: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 34 Diffusion2D-PT-D40N050-LTLFireability-10
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EQUN) for 34 Diffusion2D-PT-D40N050-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 56 (type EQUN) for Diffusion2D-PT-D40N050-LTLFireability-10 (obsolete)
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 9 Diffusion2D-PT-D40N050-LTLFireability-03
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 12 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 Diffusion2D-PT-D40N050-LTLFireability-05
[[35mlola[0m][I] time limit : 224 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 Diffusion2D-PT-D40N050-LTLFireability-01
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-29 22:30:32] [status_logger] string pointer is null
[[35mlola[0m][I] FINISHED task # 56 (type EQUN) for Diffusion2D-PT-D40N050-LTLFireability-10
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 Diffusion2D-PT-D40N050-LTLFireability-11
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 102
[[35mlola[0m][I] fired transitions : 253
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 Diffusion2D-PT-D40N050-LTLFireability-08
[[35mlola[0m][I] time limit : 326 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 854
[[35mlola[0m][I] fired transitions : 854
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 Diffusion2D-PT-D40N050-LTLFireability-15
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 0/358 1/2000 Diffusion2D-PT-D40N050-LTLFireability-15 19170 m, 3834 m/sec, 43112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 5/358 3/2000 Diffusion2D-PT-D40N050-LTLFireability-15 217492 m, 39664 m/sec, 503069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 10/358 5/2000 Diffusion2D-PT-D40N050-LTLFireability-15 398160 m, 36133 m/sec, 940480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 15/358 7/2000 Diffusion2D-PT-D40N050-LTLFireability-15 567510 m, 33870 m/sec, 1366436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 20/358 9/2000 Diffusion2D-PT-D40N050-LTLFireability-15 737610 m, 34020 m/sec, 1781934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 25/358 11/2000 Diffusion2D-PT-D40N050-LTLFireability-15 903593 m, 33196 m/sec, 2198985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 30/358 13/2000 Diffusion2D-PT-D40N050-LTLFireability-15 1070629 m, 33407 m/sec, 2605325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 35/358 15/2000 Diffusion2D-PT-D40N050-LTLFireability-15 1233294 m, 32533 m/sec, 3012776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 40/358 17/2000 Diffusion2D-PT-D40N050-LTLFireability-15 1400148 m, 33370 m/sec, 3415888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 45/358 18/2000 Diffusion2D-PT-D40N050-LTLFireability-15 1562872 m, 32544 m/sec, 3822534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 50/358 20/2000 Diffusion2D-PT-D40N050-LTLFireability-15 1731758 m, 33777 m/sec, 4229514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 55/358 22/2000 Diffusion2D-PT-D40N050-LTLFireability-15 1898635 m, 33375 m/sec, 4643914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 60/358 24/2000 Diffusion2D-PT-D40N050-LTLFireability-15 2071696 m, 34612 m/sec, 5059044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 65/358 26/2000 Diffusion2D-PT-D40N050-LTLFireability-15 2239406 m, 33542 m/sec, 5477549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 70/358 28/2000 Diffusion2D-PT-D40N050-LTLFireability-15 2412212 m, 34561 m/sec, 5891404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 75/358 30/2000 Diffusion2D-PT-D40N050-LTLFireability-15 2581105 m, 33778 m/sec, 6304812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 80/358 31/2000 Diffusion2D-PT-D40N050-LTLFireability-15 2754197 m, 34618 m/sec, 6719386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 85/358 33/2000 Diffusion2D-PT-D40N050-LTLFireability-15 2927652 m, 34691 m/sec, 7134363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 90/358 35/2000 Diffusion2D-PT-D40N050-LTLFireability-15 3097455 m, 33960 m/sec, 7550888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 95/358 37/2000 Diffusion2D-PT-D40N050-LTLFireability-15 3274256 m, 35360 m/sec, 7964198 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 100/358 39/2000 Diffusion2D-PT-D40N050-LTLFireability-15 3443560 m, 33860 m/sec, 8376121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 105/358 41/2000 Diffusion2D-PT-D40N050-LTLFireability-15 3620256 m, 35339 m/sec, 8785917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 110/358 43/2000 Diffusion2D-PT-D40N050-LTLFireability-15 3785757 m, 33100 m/sec, 9197176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 115/358 45/2000 Diffusion2D-PT-D40N050-LTLFireability-15 3958233 m, 34495 m/sec, 9600127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 120/358 47/2000 Diffusion2D-PT-D40N050-LTLFireability-15 4132361 m, 34825 m/sec, 10007956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 125/358 49/2000 Diffusion2D-PT-D40N050-LTLFireability-15 4301902 m, 33908 m/sec, 10416957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 130/358 51/2000 Diffusion2D-PT-D40N050-LTLFireability-15 4483324 m, 36284 m/sec, 10829166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 135/358 52/2000 Diffusion2D-PT-D40N050-LTLFireability-15 4649730 m, 33281 m/sec, 11239366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 140/358 54/2000 Diffusion2D-PT-D40N050-LTLFireability-15 4826212 m, 35296 m/sec, 11649710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 145/358 56/2000 Diffusion2D-PT-D40N050-LTLFireability-15 5004971 m, 35751 m/sec, 12060830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 150/358 58/2000 Diffusion2D-PT-D40N050-LTLFireability-15 5178910 m, 34787 m/sec, 12472217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 155/358 60/2000 Diffusion2D-PT-D40N050-LTLFireability-15 5360474 m, 36312 m/sec, 12886084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 160/358 62/2000 Diffusion2D-PT-D40N050-LTLFireability-15 5534300 m, 34765 m/sec, 13296635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 165/358 64/2000 Diffusion2D-PT-D40N050-LTLFireability-15 5708006 m, 34741 m/sec, 13711355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 170/358 66/2000 Diffusion2D-PT-D40N050-LTLFireability-15 5892410 m, 36880 m/sec, 14117212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 175/358 68/2000 Diffusion2D-PT-D40N050-LTLFireability-15 6062622 m, 34042 m/sec, 14530962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 180/358 70/2000 Diffusion2D-PT-D40N050-LTLFireability-15 6234710 m, 34417 m/sec, 14942956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 185/358 72/2000 Diffusion2D-PT-D40N050-LTLFireability-15 6402682 m, 33594 m/sec, 15350525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 190/358 74/2000 Diffusion2D-PT-D40N050-LTLFireability-15 6568345 m, 33132 m/sec, 15759280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 195/358 75/2000 Diffusion2D-PT-D40N050-LTLFireability-15 6726007 m, 31532 m/sec, 16165636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 200/358 77/2000 Diffusion2D-PT-D40N050-LTLFireability-15 6884135 m, 31625 m/sec, 16568203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 205/358 79/2000 Diffusion2D-PT-D40N050-LTLFireability-15 7039734 m, 31119 m/sec, 16965949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 210/358 81/2000 Diffusion2D-PT-D40N050-LTLFireability-15 7192867 m, 30626 m/sec, 17352548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 215/358 83/2000 Diffusion2D-PT-D40N050-LTLFireability-15 7357650 m, 32956 m/sec, 17745398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 220/358 85/2000 Diffusion2D-PT-D40N050-LTLFireability-15 7544910 m, 37452 m/sec, 18138993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 225/358 87/2000 Diffusion2D-PT-D40N050-LTLFireability-15 7735843 m, 38186 m/sec, 18540158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 230/358 89/2000 Diffusion2D-PT-D40N050-LTLFireability-15 7919931 m, 36817 m/sec, 18929599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 235/358 91/2000 Diffusion2D-PT-D40N050-LTLFireability-15 8102349 m, 36483 m/sec, 19318630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 240/358 93/2000 Diffusion2D-PT-D40N050-LTLFireability-15 8278141 m, 35158 m/sec, 19699653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 245/358 95/2000 Diffusion2D-PT-D40N050-LTLFireability-15 8446382 m, 33648 m/sec, 20074860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 250/358 97/2000 Diffusion2D-PT-D40N050-LTLFireability-15 8598379 m, 30399 m/sec, 20448718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 255/358 98/2000 Diffusion2D-PT-D40N050-LTLFireability-15 8743601 m, 29044 m/sec, 20820774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 260/358 100/2000 Diffusion2D-PT-D40N050-LTLFireability-15 8891855 m, 29650 m/sec, 21193910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 265/358 101/2000 Diffusion2D-PT-D40N050-LTLFireability-15 9036717 m, 28972 m/sec, 21559878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 270/358 103/2000 Diffusion2D-PT-D40N050-LTLFireability-15 9177115 m, 28079 m/sec, 21925708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 275/358 104/2000 Diffusion2D-PT-D40N050-LTLFireability-15 9317339 m, 28044 m/sec, 22286834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 280/358 106/2000 Diffusion2D-PT-D40N050-LTLFireability-15 9459627 m, 28457 m/sec, 22643879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 285/358 108/2000 Diffusion2D-PT-D40N050-LTLFireability-15 9601373 m, 28349 m/sec, 23002640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 290/358 109/2000 Diffusion2D-PT-D40N050-LTLFireability-15 9743064 m, 28338 m/sec, 23362899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 295/358 111/2000 Diffusion2D-PT-D40N050-LTLFireability-15 9882417 m, 27870 m/sec, 23723124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 300/358 112/2000 Diffusion2D-PT-D40N050-LTLFireability-15 10018233 m, 27163 m/sec, 24086620 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 305/358 113/2000 Diffusion2D-PT-D40N050-LTLFireability-15 10155009 m, 27355 m/sec, 24444934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 310/358 115/2000 Diffusion2D-PT-D40N050-LTLFireability-15 10296272 m, 28252 m/sec, 24808645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 315/358 117/2000 Diffusion2D-PT-D40N050-LTLFireability-15 10437285 m, 28202 m/sec, 25164440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 320/358 118/2000 Diffusion2D-PT-D40N050-LTLFireability-15 10578846 m, 28312 m/sec, 25522420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 325/358 120/2000 Diffusion2D-PT-D40N050-LTLFireability-15 10722095 m, 28649 m/sec, 25883685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 330/358 121/2000 Diffusion2D-PT-D40N050-LTLFireability-15 10865952 m, 28771 m/sec, 26246491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 335/358 123/2000 Diffusion2D-PT-D40N050-LTLFireability-15 11008269 m, 28463 m/sec, 26613125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 340/358 124/2000 Diffusion2D-PT-D40N050-LTLFireability-15 11151491 m, 28644 m/sec, 26979599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 345/358 126/2000 Diffusion2D-PT-D40N050-LTLFireability-15 11300677 m, 29837 m/sec, 27356694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 350/358 127/2000 Diffusion2D-PT-D40N050-LTLFireability-15 11444293 m, 28723 m/sec, 27722866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 355/358 129/2000 Diffusion2D-PT-D40N050-LTLFireability-15 11589785 m, 29098 m/sec, 28084849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 50 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 Diffusion2D-PT-D40N050-LTLFireability-14
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 Diffusion2D-PT-D40N050-LTLFireability-15
[[35mlola[0m][I] time limit : 3229 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 16
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 5/358 3/5 Diffusion2D-PT-D40N050-LTLFireability-15 195348 m, -2278887 m/sec, 451561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 10/358 5/5 Diffusion2D-PT-D40N050-LTLFireability-15 375485 m, 36027 m/sec, 886280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 50 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 Diffusion2D-PT-D40N050-LTLFireability-13
[[35mlola[0m][I] time limit : 401 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 Diffusion2D-PT-D40N050-LTLFireability-12
[[35mlola[0m][I] time limit : 459 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 854
[[35mlola[0m][I] fired transitions : 854
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 Diffusion2D-PT-D40N050-LTLFireability-09
[[35mlola[0m][I] time limit : 535 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/535 3/2000 Diffusion2D-PT-D40N050-LTLFireability-09 194055 m, 38811 m/sec, 448740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/535 5/2000 Diffusion2D-PT-D40N050-LTLFireability-09 371601 m, 35509 m/sec, 877100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 15/535 7/2000 Diffusion2D-PT-D40N050-LTLFireability-09 537532 m, 33186 m/sec, 1293020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 20/535 9/2000 Diffusion2D-PT-D40N050-LTLFireability-09 703521 m, 33197 m/sec, 1700179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 25/535 11/2000 Diffusion2D-PT-D40N050-LTLFireability-09 863852 m, 32066 m/sec, 2101757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 30/535 12/2000 Diffusion2D-PT-D40N050-LTLFireability-09 1023834 m, 31996 m/sec, 2494203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 35/535 14/2000 Diffusion2D-PT-D40N050-LTLFireability-09 1181306 m, 31494 m/sec, 2887006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 40/535 16/2000 Diffusion2D-PT-D40N050-LTLFireability-09 1341877 m, 32114 m/sec, 3277600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 45/535 18/2000 Diffusion2D-PT-D40N050-LTLFireability-09 1501254 m, 31875 m/sec, 3668579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 50/535 19/2000 Diffusion2D-PT-D40N050-LTLFireability-09 1659552 m, 31659 m/sec, 4061256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 55/535 21/2000 Diffusion2D-PT-D40N050-LTLFireability-09 1821527 m, 32395 m/sec, 4452541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 60/535 23/2000 Diffusion2D-PT-D40N050-LTLFireability-09 1981225 m, 31939 m/sec, 4847634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 65/535 25/2000 Diffusion2D-PT-D40N050-LTLFireability-09 2145724 m, 32899 m/sec, 5241372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 70/535 26/2000 Diffusion2D-PT-D40N050-LTLFireability-09 2304477 m, 31750 m/sec, 5633104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 75/535 28/2000 Diffusion2D-PT-D40N050-LTLFireability-09 2469212 m, 32947 m/sec, 6023993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 80/535 30/2000 Diffusion2D-PT-D40N050-LTLFireability-09 2628079 m, 31773 m/sec, 6414807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 85/535 32/2000 Diffusion2D-PT-D40N050-LTLFireability-09 2791391 m, 32662 m/sec, 6805583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 90/535 34/2000 Diffusion2D-PT-D40N050-LTLFireability-09 2953471 m, 32416 m/sec, 7199227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 95/535 35/2000 Diffusion2D-PT-D40N050-LTLFireability-09 3114848 m, 32275 m/sec, 7592290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 100/535 37/2000 Diffusion2D-PT-D40N050-LTLFireability-09 3282532 m, 33536 m/sec, 7985181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 105/535 39/2000 Diffusion2D-PT-D40N050-LTLFireability-09 3445016 m, 32496 m/sec, 8379820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 110/535 41/2000 Diffusion2D-PT-D40N050-LTLFireability-09 3617167 m, 34430 m/sec, 8778038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 115/535 43/2000 Diffusion2D-PT-D40N050-LTLFireability-09 3773948 m, 31356 m/sec, 9166272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 120/535 44/2000 Diffusion2D-PT-D40N050-LTLFireability-09 3935253 m, 32261 m/sec, 9551818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 125/535 46/2000 Diffusion2D-PT-D40N050-LTLFireability-09 4107258 m, 34401 m/sec, 9947865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 511 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 130/535 48/2000 Diffusion2D-PT-D40N050-LTLFireability-09 4271658 m, 32880 m/sec, 10341809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 516 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 135/535 50/2000 Diffusion2D-PT-D40N050-LTLFireability-09 4446477 m, 34963 m/sec, 10743211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 521 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 140/535 52/2000 Diffusion2D-PT-D40N050-LTLFireability-09 4612763 m, 33257 m/sec, 11144940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 526 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 145/535 54/2000 Diffusion2D-PT-D40N050-LTLFireability-09 4780870 m, 33621 m/sec, 11548936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 531 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 150/535 56/2000 Diffusion2D-PT-D40N050-LTLFireability-09 4960855 m, 35997 m/sec, 11953891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 536 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 155/535 58/2000 Diffusion2D-PT-D40N050-LTLFireability-09 5131051 m, 34039 m/sec, 12357406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 541 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 160/535 60/2000 Diffusion2D-PT-D40N050-LTLFireability-09 5305559 m, 34901 m/sec, 12763539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 546 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 165/535 62/2000 Diffusion2D-PT-D40N050-LTLFireability-09 5479989 m, 34886 m/sec, 13168762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 551 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 170/535 63/2000 Diffusion2D-PT-D40N050-LTLFireability-09 5652886 m, 34579 m/sec, 13575403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 556 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 175/535 65/2000 Diffusion2D-PT-D40N050-LTLFireability-09 5829272 m, 35277 m/sec, 13982278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 561 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 180/535 67/2000 Diffusion2D-PT-D40N050-LTLFireability-09 6007022 m, 35550 m/sec, 14392673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 566 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 185/535 69/2000 Diffusion2D-PT-D40N050-LTLFireability-09 6175290 m, 33653 m/sec, 14801044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 571 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 190/535 71/2000 Diffusion2D-PT-D40N050-LTLFireability-09 6338929 m, 32727 m/sec, 15205407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 576 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 195/535 73/2000 Diffusion2D-PT-D40N050-LTLFireability-09 6508356 m, 33885 m/sec, 15605137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 581 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 200/535 75/2000 Diffusion2D-PT-D40N050-LTLFireability-09 6663135 m, 30955 m/sec, 16001056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 586 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 205/535 77/2000 Diffusion2D-PT-D40N050-LTLFireability-09 6815526 m, 30478 m/sec, 16394476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 591 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 210/535 78/2000 Diffusion2D-PT-D40N050-LTLFireability-09 6970106 m, 30916 m/sec, 16781169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 596 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 215/535 80/2000 Diffusion2D-PT-D40N050-LTLFireability-09 7120141 m, 30007 m/sec, 17163205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 601 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 220/535 82/2000 Diffusion2D-PT-D40N050-LTLFireability-09 7264598 m, 28891 m/sec, 17542356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 606 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 225/535 84/2000 Diffusion2D-PT-D40N050-LTLFireability-09 7449521 m, 36984 m/sec, 17938533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 611 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 230/535 86/2000 Diffusion2D-PT-D40N050-LTLFireability-09 7636248 m, 37345 m/sec, 18331099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 616 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 235/535 88/2000 Diffusion2D-PT-D40N050-LTLFireability-09 7823078 m, 37366 m/sec, 18723951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 621 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 240/535 90/2000 Diffusion2D-PT-D40N050-LTLFireability-09 8006986 m, 36781 m/sec, 19115240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 626 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 245/535 92/2000 Diffusion2D-PT-D40N050-LTLFireability-09 8188451 m, 36293 m/sec, 19503979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 631 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 250/535 94/2000 Diffusion2D-PT-D40N050-LTLFireability-09 8363342 m, 34978 m/sec, 19887118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 255/535 96/2000 Diffusion2D-PT-D40N050-LTLFireability-09 8524305 m, 32192 m/sec, 20262389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 260/535 97/2000 Diffusion2D-PT-D40N050-LTLFireability-09 8669276 m, 28994 m/sec, 20629349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 265/535 99/2000 Diffusion2D-PT-D40N050-LTLFireability-09 8813852 m, 28915 m/sec, 20996285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 270/535 101/2000 Diffusion2D-PT-D40N050-LTLFireability-09 8958505 m, 28930 m/sec, 21360741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 275/535 102/2000 Diffusion2D-PT-D40N050-LTLFireability-09 9102448 m, 28788 m/sec, 21727577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 280/535 104/2000 Diffusion2D-PT-D40N050-LTLFireability-09 9241332 m, 27776 m/sec, 22094128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 285/535 105/2000 Diffusion2D-PT-D40N050-LTLFireability-09 9385852 m, 28904 m/sec, 22456396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 290/535 107/2000 Diffusion2D-PT-D40N050-LTLFireability-09 9528801 m, 28589 m/sec, 22819991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 295/535 108/2000 Diffusion2D-PT-D40N050-LTLFireability-09 9672611 m, 28762 m/sec, 23184645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 300/535 110/2000 Diffusion2D-PT-D40N050-LTLFireability-09 9815688 m, 28615 m/sec, 23552397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 305/535 111/2000 Diffusion2D-PT-D40N050-LTLFireability-09 9956393 m, 28141 m/sec, 23921872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 310/535 113/2000 Diffusion2D-PT-D40N050-LTLFireability-09 10094628 m, 27647 m/sec, 24289984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 315/535 114/2000 Diffusion2D-PT-D40N050-LTLFireability-09 10235391 m, 28152 m/sec, 24654731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 320/535 116/2000 Diffusion2D-PT-D40N050-LTLFireability-09 10379460 m, 28813 m/sec, 25017389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 325/535 117/2000 Diffusion2D-PT-D40N050-LTLFireability-09 10521809 m, 28469 m/sec, 25380154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 330/535 119/2000 Diffusion2D-PT-D40N050-LTLFireability-09 10667063 m, 29050 m/sec, 25745379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 335/535 121/2000 Diffusion2D-PT-D40N050-LTLFireability-09 10812747 m, 29136 m/sec, 26109595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 340/535 122/2000 Diffusion2D-PT-D40N050-LTLFireability-09 10953523 m, 28155 m/sec, 26475625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 345/535 124/2000 Diffusion2D-PT-D40N050-LTLFireability-09 11097727 m, 28840 m/sec, 26842841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 350/535 125/2000 Diffusion2D-PT-D40N050-LTLFireability-09 11249209 m, 30296 m/sec, 27221869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 355/535 127/2000 Diffusion2D-PT-D40N050-LTLFireability-09 11391706 m, 28499 m/sec, 27586518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 360/535 128/2000 Diffusion2D-PT-D40N050-LTLFireability-09 11535830 m, 28824 m/sec, 27951221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 365/535 130/2000 Diffusion2D-PT-D40N050-LTLFireability-09 11680873 m, 29008 m/sec, 28315113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 370/535 132/2000 Diffusion2D-PT-D40N050-LTLFireability-09 11818954 m, 27616 m/sec, 28669817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 375/535 133/2000 Diffusion2D-PT-D40N050-LTLFireability-09 11963124 m, 28834 m/sec, 29032140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 380/535 135/2000 Diffusion2D-PT-D40N050-LTLFireability-09 12106809 m, 28737 m/sec, 29386375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 385/535 136/2000 Diffusion2D-PT-D40N050-LTLFireability-09 12244402 m, 27518 m/sec, 29740713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 390/535 138/2000 Diffusion2D-PT-D40N050-LTLFireability-09 12384466 m, 28012 m/sec, 30097149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 395/535 139/2000 Diffusion2D-PT-D40N050-LTLFireability-09 12526999 m, 28506 m/sec, 30453137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 400/535 141/2000 Diffusion2D-PT-D40N050-LTLFireability-09 12665493 m, 27698 m/sec, 30807717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 405/535 142/2000 Diffusion2D-PT-D40N050-LTLFireability-09 12800368 m, 26975 m/sec, 31160482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 410/535 144/2000 Diffusion2D-PT-D40N050-LTLFireability-09 12938511 m, 27628 m/sec, 31518345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 415/535 145/2000 Diffusion2D-PT-D40N050-LTLFireability-09 13080223 m, 28342 m/sec, 31875533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 420/535 147/2000 Diffusion2D-PT-D40N050-LTLFireability-09 13220589 m, 28073 m/sec, 32231273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 425/535 148/2000 Diffusion2D-PT-D40N050-LTLFireability-09 13366815 m, 29245 m/sec, 32593874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 430/535 150/2000 Diffusion2D-PT-D40N050-LTLFireability-09 13508497 m, 28336 m/sec, 32950411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 435/535 151/2000 Diffusion2D-PT-D40N050-LTLFireability-09 13653361 m, 28972 m/sec, 33306120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 440/535 153/2000 Diffusion2D-PT-D40N050-LTLFireability-09 13793381 m, 28004 m/sec, 33662211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 445/535 154/2000 Diffusion2D-PT-D40N050-LTLFireability-09 13932321 m, 27788 m/sec, 34021367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 450/535 156/2000 Diffusion2D-PT-D40N050-LTLFireability-09 14081778 m, 29891 m/sec, 34390803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 455/535 158/2000 Diffusion2D-PT-D40N050-LTLFireability-09 14229449 m, 29534 m/sec, 34749026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 460/535 159/2000 Diffusion2D-PT-D40N050-LTLFireability-09 14367425 m, 27595 m/sec, 35106211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 465/535 161/2000 Diffusion2D-PT-D40N050-LTLFireability-09 14518316 m, 30178 m/sec, 35475679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 470/535 162/2000 Diffusion2D-PT-D40N050-LTLFireability-09 14665727 m, 29482 m/sec, 35844420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 475/535 164/2000 Diffusion2D-PT-D40N050-LTLFireability-09 14812017 m, 29258 m/sec, 36200893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 480/535 165/2000 Diffusion2D-PT-D40N050-LTLFireability-09 14951114 m, 27819 m/sec, 36554147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 485/535 167/2000 Diffusion2D-PT-D40N050-LTLFireability-09 15091225 m, 28022 m/sec, 36908996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 490/535 169/2000 Diffusion2D-PT-D40N050-LTLFireability-09 15236179 m, 28990 m/sec, 37267533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 495/535 170/2000 Diffusion2D-PT-D40N050-LTLFireability-09 15382554 m, 29275 m/sec, 37621107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 500/535 172/2000 Diffusion2D-PT-D40N050-LTLFireability-09 15523571 m, 28203 m/sec, 37979465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 505/535 173/2000 Diffusion2D-PT-D40N050-LTLFireability-09 15668945 m, 29074 m/sec, 38343729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 510/535 175/2000 Diffusion2D-PT-D40N050-LTLFireability-09 15819660 m, 30143 m/sec, 38708653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 515/535 177/2000 Diffusion2D-PT-D40N050-LTLFireability-09 15972262 m, 30520 m/sec, 39073555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 520/535 178/2000 Diffusion2D-PT-D40N050-LTLFireability-09 16115412 m, 28630 m/sec, 39436109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 525/535 180/2000 Diffusion2D-PT-D40N050-LTLFireability-09 16265296 m, 29976 m/sec, 39804215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 530/535 181/2000 Diffusion2D-PT-D40N050-LTLFireability-09 16413284 m, 29597 m/sec, 40173646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 535/535 183/2000 Diffusion2D-PT-D40N050-LTLFireability-09 16559685 m, 29280 m/sec, 40537756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 32 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 Diffusion2D-PT-D40N050-LTLFireability-07
[[35mlola[0m][I] time limit : 534 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 Diffusion2D-PT-D40N050-LTLFireability-09
[[35mlola[0m][I] time limit : 2674 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 854
[[35mlola[0m][I] fired transitions : 854
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 5/534 3/5 Diffusion2D-PT-D40N050-LTLFireability-09 194562 m, -3273024 m/sec, 449760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 32 LTL EXCL 10/534 5/5 Diffusion2D-PT-D40N050-LTLFireability-09 373704 m, 35828 m/sec, 882011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 32 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 Diffusion2D-PT-D40N050-LTLFireability-06
[[35mlola[0m][I] time limit : 664 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 854
[[35mlola[0m][I] fired transitions : 854
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 Diffusion2D-PT-D40N050-LTLFireability-04
[[35mlola[0m][I] time limit : 886 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 5/886 3/2000 Diffusion2D-PT-D40N050-LTLFireability-04 192194 m, 38438 m/sec, 444266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/886 5/2000 Diffusion2D-PT-D40N050-LTLFireability-04 370752 m, 35711 m/sec, 874999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 15/886 7/2000 Diffusion2D-PT-D40N050-LTLFireability-04 537215 m, 33292 m/sec, 1292302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 20/886 9/2000 Diffusion2D-PT-D40N050-LTLFireability-04 703708 m, 33298 m/sec, 1700613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 25/886 11/2000 Diffusion2D-PT-D40N050-LTLFireability-04 865612 m, 32380 m/sec, 2106450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 30/886 12/2000 Diffusion2D-PT-D40N050-LTLFireability-04 1031355 m, 33148 m/sec, 2512193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 35/886 14/2000 Diffusion2D-PT-D40N050-LTLFireability-04 1194791 m, 32687 m/sec, 2920018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 40/886 16/2000 Diffusion2D-PT-D40N050-LTLFireability-04 1360935 m, 33228 m/sec, 3322700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 45/886 18/2000 Diffusion2D-PT-D40N050-LTLFireability-04 1521304 m, 32073 m/sec, 3720435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 50/886 20/2000 Diffusion2D-PT-D40N050-LTLFireability-04 1684957 m, 32730 m/sec, 4120403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 55/886 21/2000 Diffusion2D-PT-D40N050-LTLFireability-04 1845949 m, 32198 m/sec, 4515042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 60/886 23/2000 Diffusion2D-PT-D40N050-LTLFireability-04 2008542 m, 32518 m/sec, 4914910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 65/886 25/2000 Diffusion2D-PT-D40N050-LTLFireability-04 2176433 m, 33578 m/sec, 5315903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 70/886 27/2000 Diffusion2D-PT-D40N050-LTLFireability-04 2338958 m, 32505 m/sec, 5718456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 75/886 29/2000 Diffusion2D-PT-D40N050-LTLFireability-04 2507187 m, 33645 m/sec, 6118213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 80/886 31/2000 Diffusion2D-PT-D40N050-LTLFireability-04 2670438 m, 32650 m/sec, 6519451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 85/886 32/2000 Diffusion2D-PT-D40N050-LTLFireability-04 2840815 m, 34075 m/sec, 6920362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 90/886 34/2000 Diffusion2D-PT-D40N050-LTLFireability-04 3005469 m, 32930 m/sec, 7325436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 95/886 36/2000 Diffusion2D-PT-D40N050-LTLFireability-04 3172900 m, 33486 m/sec, 7725458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 100/886 38/2000 Diffusion2D-PT-D40N050-LTLFireability-04 3339607 m, 33341 m/sec, 8126288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 105/886 40/2000 Diffusion2D-PT-D40N050-LTLFireability-04 3505304 m, 33139 m/sec, 8527201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 110/886 42/2000 Diffusion2D-PT-D40N050-LTLFireability-04 3677979 m, 34535 m/sec, 8927800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 115/886 43/2000 Diffusion2D-PT-D40N050-LTLFireability-04 3843546 m, 33113 m/sec, 9328323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 120/886 45/2000 Diffusion2D-PT-D40N050-LTLFireability-04 4017153 m, 34721 m/sec, 9730961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 125/886 47/2000 Diffusion2D-PT-D40N050-LTLFireability-04 4183838 m, 33337 m/sec, 10138519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 130/886 49/2000 Diffusion2D-PT-D40N050-LTLFireability-04 4357693 m, 34771 m/sec, 10550212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 135/886 51/2000 Diffusion2D-PT-D40N050-LTLFireability-04 4535154 m, 35492 m/sec, 10956068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 140/886 53/2000 Diffusion2D-PT-D40N050-LTLFireability-04 4707064 m, 34382 m/sec, 11366239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 145/886 55/2000 Diffusion2D-PT-D40N050-LTLFireability-04 4880364 m, 34660 m/sec, 11770676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 150/886 57/2000 Diffusion2D-PT-D40N050-LTLFireability-04 5055758 m, 35078 m/sec, 12181325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 155/886 59/2000 Diffusion2D-PT-D40N050-LTLFireability-04 5226836 m, 34215 m/sec, 12591109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 160/886 61/2000 Diffusion2D-PT-D40N050-LTLFireability-04 5410198 m, 36672 m/sec, 12998066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 165/886 63/2000 Diffusion2D-PT-D40N050-LTLFireability-04 5579480 m, 33856 m/sec, 13413855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 170/886 65/2000 Diffusion2D-PT-D40N050-LTLFireability-04 5757419 m, 35587 m/sec, 13826393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 175/886 67/2000 Diffusion2D-PT-D40N050-LTLFireability-04 5944557 m, 37427 m/sec, 14245401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 180/886 69/2000 Diffusion2D-PT-D40N050-LTLFireability-04 6120896 m, 35267 m/sec, 14665632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 185/886 71/2000 Diffusion2D-PT-D40N050-LTLFireability-04 6285245 m, 32869 m/sec, 15071820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 190/886 72/2000 Diffusion2D-PT-D40N050-LTLFireability-04 6450816 m, 33114 m/sec, 15467253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 195/886 74/2000 Diffusion2D-PT-D40N050-LTLFireability-04 6609597 m, 31756 m/sec, 15861314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 200/886 76/2000 Diffusion2D-PT-D40N050-LTLFireability-04 6759712 m, 30023 m/sec, 16253122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 205/886 78/2000 Diffusion2D-PT-D40N050-LTLFireability-04 6916343 m, 31326 m/sec, 16641153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 210/886 79/2000 Diffusion2D-PT-D40N050-LTLFireability-04 7060868 m, 28905 m/sec, 17021800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 215/886 81/2000 Diffusion2D-PT-D40N050-LTLFireability-04 7211418 m, 30110 m/sec, 17401566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 220/886 82/2000 Diffusion2D-PT-D40N050-LTLFireability-04 7385225 m, 34761 m/sec, 17787357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 225/886 83/2000 Diffusion2D-PT-D40N050-LTLFireability-04 7567019 m, 36358 m/sec, 18169844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 230/886 84/2000 Diffusion2D-PT-D40N050-LTLFireability-04 7747363 m, 36068 m/sec, 18549153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 235/886 86/2000 Diffusion2D-PT-D40N050-LTLFireability-04 7928418 m, 36211 m/sec, 18931903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 240/886 87/2000 Diffusion2D-PT-D40N050-LTLFireability-04 8105969 m, 35510 m/sec, 19309603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 245/886 88/2000 Diffusion2D-PT-D40N050-LTLFireability-04 8278685 m, 34543 m/sec, 19681730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 250/886 89/2000 Diffusion2D-PT-D40N050-LTLFireability-04 8441826 m, 32628 m/sec, 20043648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 255/886 90/2000 Diffusion2D-PT-D40N050-LTLFireability-04 8593688 m, 30372 m/sec, 20407720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 260/886 91/2000 Diffusion2D-PT-D40N050-LTLFireability-04 8740340 m, 29330 m/sec, 20776636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 265/886 93/2000 Diffusion2D-PT-D40N050-LTLFireability-04 8887145 m, 29361 m/sec, 21146552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 270/886 94/2000 Diffusion2D-PT-D40N050-LTLFireability-04 9033845 m, 29340 m/sec, 21517468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 275/886 96/2000 Diffusion2D-PT-D40N050-LTLFireability-04 9179290 m, 29089 m/sec, 21886509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 280/886 97/2000 Diffusion2D-PT-D40N050-LTLFireability-04 9324807 m, 29103 m/sec, 22248248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 285/886 98/2000 Diffusion2D-PT-D40N050-LTLFireability-04 9469930 m, 29024 m/sec, 22614060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 290/886 99/2000 Diffusion2D-PT-D40N050-LTLFireability-04 9614795 m, 28973 m/sec, 22973390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 295/886 100/2000 Diffusion2D-PT-D40N050-LTLFireability-04 9759966 m, 29034 m/sec, 23335453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 300/886 102/2000 Diffusion2D-PT-D40N050-LTLFireability-04 9905700 m, 29146 m/sec, 23695658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 305/886 103/2000 Diffusion2D-PT-D40N050-LTLFireability-04 10052236 m, 29307 m/sec, 24056449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 310/886 104/2000 Diffusion2D-PT-D40N050-LTLFireability-04 10197240 m, 29000 m/sec, 24415776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 315/886 105/2000 Diffusion2D-PT-D40N050-LTLFireability-04 10342215 m, 28995 m/sec, 24775886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 320/886 106/2000 Diffusion2D-PT-D40N050-LTLFireability-04 10488713 m, 29299 m/sec, 25135877 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 325/886 108/2000 Diffusion2D-PT-D40N050-LTLFireability-04 10635907 m, 29438 m/sec, 25496938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 330/886 109/2000 Diffusion2D-PT-D40N050-LTLFireability-04 10781577 m, 29134 m/sec, 25856409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 335/886 110/2000 Diffusion2D-PT-D40N050-LTLFireability-04 10926726 m, 29029 m/sec, 26216205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 340/886 111/2000 Diffusion2D-PT-D40N050-LTLFireability-04 11074444 m, 29543 m/sec, 26577594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 345/886 112/2000 Diffusion2D-PT-D40N050-LTLFireability-04 11221037 m, 29318 m/sec, 26937069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 350/886 114/2000 Diffusion2D-PT-D40N050-LTLFireability-04 11368069 m, 29406 m/sec, 27298420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 355/886 115/2000 Diffusion2D-PT-D40N050-LTLFireability-04 11514752 m, 29336 m/sec, 27657407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 360/886 116/2000 Diffusion2D-PT-D40N050-LTLFireability-04 11664104 m, 29870 m/sec, 28021501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 365/886 117/2000 Diffusion2D-PT-D40N050-LTLFireability-04 11809858 m, 29150 m/sec, 28379035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 370/886 118/2000 Diffusion2D-PT-D40N050-LTLFireability-04 11959500 m, 29928 m/sec, 28742249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 375/886 119/2000 Diffusion2D-PT-D40N050-LTLFireability-04 12105841 m, 29268 m/sec, 29100110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 380/886 121/2000 Diffusion2D-PT-D40N050-LTLFireability-04 12254377 m, 29707 m/sec, 29464011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 385/886 122/2000 Diffusion2D-PT-D40N050-LTLFireability-04 12404671 m, 30058 m/sec, 29827664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 390/886 123/2000 Diffusion2D-PT-D40N050-LTLFireability-04 12555691 m, 30204 m/sec, 30190935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 395/886 124/2000 Diffusion2D-PT-D40N050-LTLFireability-04 12705664 m, 29994 m/sec, 30554191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 400/886 125/2000 Diffusion2D-PT-D40N050-LTLFireability-04 12853274 m, 29522 m/sec, 30915936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 405/886 127/2000 Diffusion2D-PT-D40N050-LTLFireability-04 13005352 m, 30415 m/sec, 31281156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 410/886 128/2000 Diffusion2D-PT-D40N050-LTLFireability-04 13155696 m, 30068 m/sec, 31642753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 415/886 129/2000 Diffusion2D-PT-D40N050-LTLFireability-04 13308066 m, 30474 m/sec, 32011218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 420/886 130/2000 Diffusion2D-PT-D40N050-LTLFireability-04 13457387 m, 29864 m/sec, 32374425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 425/886 131/2000 Diffusion2D-PT-D40N050-LTLFireability-04 13610214 m, 30565 m/sec, 32738094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 430/886 132/2000 Diffusion2D-PT-D40N050-LTLFireability-04 13759220 m, 29801 m/sec, 33096131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 435/886 133/2000 Diffusion2D-PT-D40N050-LTLFireability-04 13914072 m, 30970 m/sec, 33462899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 440/886 134/2000 Diffusion2D-PT-D40N050-LTLFireability-04 14056488 m, 28483 m/sec, 33832666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 445/886 135/2000 Diffusion2D-PT-D40N050-LTLFireability-04 14203950 m, 29492 m/sec, 34206519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 450/886 136/2000 Diffusion2D-PT-D40N050-LTLFireability-04 14350367 m, 29283 m/sec, 34580744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 455/886 138/2000 Diffusion2D-PT-D40N050-LTLFireability-04 14500324 m, 29991 m/sec, 34959246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 460/886 139/2000 Diffusion2D-PT-D40N050-LTLFireability-04 14640573 m, 28049 m/sec, 35335324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 465/886 140/2000 Diffusion2D-PT-D40N050-LTLFireability-04 14783180 m, 28521 m/sec, 35708880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 470/886 142/2000 Diffusion2D-PT-D40N050-LTLFireability-04 14923412 m, 28046 m/sec, 36080783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 475/886 143/2000 Diffusion2D-PT-D40N050-LTLFireability-04 15062629 m, 27843 m/sec, 36452652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 480/886 144/2000 Diffusion2D-PT-D40N050-LTLFireability-04 15198756 m, 27225 m/sec, 36819874 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 485/886 146/2000 Diffusion2D-PT-D40N050-LTLFireability-04 15333540 m, 26956 m/sec, 37187088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 490/886 147/2000 Diffusion2D-PT-D40N050-LTLFireability-04 15468933 m, 27078 m/sec, 37549957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 495/886 149/2000 Diffusion2D-PT-D40N050-LTLFireability-04 15621248 m, 30463 m/sec, 37922657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 500/886 150/2000 Diffusion2D-PT-D40N050-LTLFireability-04 15769856 m, 29721 m/sec, 38281039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 505/886 152/2000 Diffusion2D-PT-D40N050-LTLFireability-04 15912063 m, 28441 m/sec, 38638378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 510/886 153/2000 Diffusion2D-PT-D40N050-LTLFireability-04 16054700 m, 28527 m/sec, 38996262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 515/886 155/2000 Diffusion2D-PT-D40N050-LTLFireability-04 16233215 m, 35703 m/sec, 39386411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 520/886 157/2000 Diffusion2D-PT-D40N050-LTLFireability-04 16417356 m, 36828 m/sec, 39773391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 525/886 159/2000 Diffusion2D-PT-D40N050-LTLFireability-04 16598362 m, 36201 m/sec, 40156387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 530/886 161/2000 Diffusion2D-PT-D40N050-LTLFireability-04 16779000 m, 36127 m/sec, 40538758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 535/886 163/2000 Diffusion2D-PT-D40N050-LTLFireability-04 16955227 m, 35245 m/sec, 40916738 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 540/886 165/2000 Diffusion2D-PT-D40N050-LTLFireability-04 17126960 m, 34346 m/sec, 41290183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 545/886 167/2000 Diffusion2D-PT-D40N050-LTLFireability-04 17289807 m, 32569 m/sec, 41658025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 550/886 169/2000 Diffusion2D-PT-D40N050-LTLFireability-04 17425994 m, 27237 m/sec, 42013355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 555/886 170/2000 Diffusion2D-PT-D40N050-LTLFireability-04 17561664 m, 27134 m/sec, 42366004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 560/886 172/2000 Diffusion2D-PT-D40N050-LTLFireability-04 17698510 m, 27369 m/sec, 42721157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 565/886 173/2000 Diffusion2D-PT-D40N050-LTLFireability-04 17831649 m, 26627 m/sec, 43075731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 570/886 174/2000 Diffusion2D-PT-D40N050-LTLFireability-04 17967441 m, 27158 m/sec, 43429404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 575/886 176/2000 Diffusion2D-PT-D40N050-LTLFireability-04 18104683 m, 27448 m/sec, 43777287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 580/886 177/2000 Diffusion2D-PT-D40N050-LTLFireability-04 18240761 m, 27215 m/sec, 44126681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 585/886 178/2000 Diffusion2D-PT-D40N050-LTLFireability-04 18376821 m, 27212 m/sec, 44477453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 590/886 180/2000 Diffusion2D-PT-D40N050-LTLFireability-04 18512312 m, 27098 m/sec, 44831355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 595/886 181/2000 Diffusion2D-PT-D40N050-LTLFireability-04 18646610 m, 26859 m/sec, 45179312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 600/886 183/2000 Diffusion2D-PT-D40N050-LTLFireability-04 18788931 m, 28464 m/sec, 45536771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 605/886 184/2000 Diffusion2D-PT-D40N050-LTLFireability-04 18922675 m, 26748 m/sec, 45888076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 610/886 186/2000 Diffusion2D-PT-D40N050-LTLFireability-04 19053136 m, 26092 m/sec, 46231202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 615/886 187/2000 Diffusion2D-PT-D40N050-LTLFireability-04 19181407 m, 25654 m/sec, 46575753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 620/886 189/2000 Diffusion2D-PT-D40N050-LTLFireability-04 19318834 m, 27485 m/sec, 46932849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 625/886 190/2000 Diffusion2D-PT-D40N050-LTLFireability-04 19448431 m, 25919 m/sec, 47275272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 630/886 191/2000 Diffusion2D-PT-D40N050-LTLFireability-04 19584347 m, 27183 m/sec, 47623741 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 635/886 193/2000 Diffusion2D-PT-D40N050-LTLFireability-04 19715228 m, 26176 m/sec, 47966817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 640/886 194/2000 Diffusion2D-PT-D40N050-LTLFireability-04 19845383 m, 26031 m/sec, 48313958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 645/886 196/2000 Diffusion2D-PT-D40N050-LTLFireability-04 19977374 m, 26398 m/sec, 48661744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 650/886 197/2000 Diffusion2D-PT-D40N050-LTLFireability-04 20109730 m, 26471 m/sec, 49008297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 655/886 198/2000 Diffusion2D-PT-D40N050-LTLFireability-04 20240705 m, 26195 m/sec, 49347864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 660/886 199/2000 Diffusion2D-PT-D40N050-LTLFireability-04 20373710 m, 26601 m/sec, 49689558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 665/886 201/2000 Diffusion2D-PT-D40N050-LTLFireability-04 20503386 m, 25935 m/sec, 50025187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 670/886 202/2000 Diffusion2D-PT-D40N050-LTLFireability-04 20631505 m, 25623 m/sec, 50366574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 675/886 204/2000 Diffusion2D-PT-D40N050-LTLFireability-04 20763252 m, 26349 m/sec, 50711608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 680/886 205/2000 Diffusion2D-PT-D40N050-LTLFireability-04 20897525 m, 26854 m/sec, 51055037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 685/886 206/2000 Diffusion2D-PT-D40N050-LTLFireability-04 21030327 m, 26560 m/sec, 51401933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 690/886 208/2000 Diffusion2D-PT-D40N050-LTLFireability-04 21165434 m, 27021 m/sec, 51744003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 695/886 209/2000 Diffusion2D-PT-D40N050-LTLFireability-04 21296763 m, 26265 m/sec, 52086965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 700/886 210/2000 Diffusion2D-PT-D40N050-LTLFireability-04 21428157 m, 26278 m/sec, 52429893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 705/886 212/2000 Diffusion2D-PT-D40N050-LTLFireability-04 21558067 m, 25982 m/sec, 52774695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 710/886 213/2000 Diffusion2D-PT-D40N050-LTLFireability-04 21692932 m, 26973 m/sec, 53116096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 715/886 215/2000 Diffusion2D-PT-D40N050-LTLFireability-04 21827678 m, 26949 m/sec, 53457035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 720/886 216/2000 Diffusion2D-PT-D40N050-LTLFireability-04 21961666 m, 26797 m/sec, 53797394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 725/886 217/2000 Diffusion2D-PT-D40N050-LTLFireability-04 22095773 m, 26821 m/sec, 54138052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 730/886 218/2000 Diffusion2D-PT-D40N050-LTLFireability-04 22227629 m, 26371 m/sec, 54478273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 735/886 220/2000 Diffusion2D-PT-D40N050-LTLFireability-04 22359402 m, 26354 m/sec, 54820538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 740/886 221/2000 Diffusion2D-PT-D40N050-LTLFireability-04 22492000 m, 26519 m/sec, 55162910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 745/886 223/2000 Diffusion2D-PT-D40N050-LTLFireability-04 22623932 m, 26386 m/sec, 55508051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 750/886 224/2000 Diffusion2D-PT-D40N050-LTLFireability-04 22763002 m, 27814 m/sec, 55862759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 755/886 225/2000 Diffusion2D-PT-D40N050-LTLFireability-04 22893279 m, 26055 m/sec, 56207424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 760/886 227/2000 Diffusion2D-PT-D40N050-LTLFireability-04 23026494 m, 26643 m/sec, 56549061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 765/886 228/2000 Diffusion2D-PT-D40N050-LTLFireability-04 23159398 m, 26580 m/sec, 56890475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 770/886 229/2000 Diffusion2D-PT-D40N050-LTLFireability-04 23292766 m, 26673 m/sec, 57231365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 775/886 231/2000 Diffusion2D-PT-D40N050-LTLFireability-04 23423766 m, 26200 m/sec, 57571429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 780/886 232/2000 Diffusion2D-PT-D40N050-LTLFireability-04 23564505 m, 28147 m/sec, 57923413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 785/886 234/2000 Diffusion2D-PT-D40N050-LTLFireability-04 23701291 m, 27357 m/sec, 58267289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 790/886 235/2000 Diffusion2D-PT-D40N050-LTLFireability-04 23833991 m, 26540 m/sec, 58610141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 795/886 236/2000 Diffusion2D-PT-D40N050-LTLFireability-04 23969009 m, 27003 m/sec, 58952734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 800/886 238/2000 Diffusion2D-PT-D40N050-LTLFireability-04 24103423 m, 26882 m/sec, 59293899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 805/886 239/2000 Diffusion2D-PT-D40N050-LTLFireability-04 24239535 m, 27222 m/sec, 59636123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 810/886 241/2000 Diffusion2D-PT-D40N050-LTLFireability-04 24379217 m, 27936 m/sec, 59982512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 815/886 242/2000 Diffusion2D-PT-D40N050-LTLFireability-04 24511780 m, 26512 m/sec, 60327070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 820/886 243/2000 Diffusion2D-PT-D40N050-LTLFireability-04 24647118 m, 27067 m/sec, 60667818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 825/886 245/2000 Diffusion2D-PT-D40N050-LTLFireability-04 24780488 m, 26674 m/sec, 61010970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 830/886 246/2000 Diffusion2D-PT-D40N050-LTLFireability-04 24919528 m, 27808 m/sec, 61362351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 835/886 248/2000 Diffusion2D-PT-D40N050-LTLFireability-04 25056552 m, 27404 m/sec, 61704253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 840/886 249/2000 Diffusion2D-PT-D40N050-LTLFireability-04 25193047 m, 27299 m/sec, 62047896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 845/886 250/2000 Diffusion2D-PT-D40N050-LTLFireability-04 25326291 m, 26648 m/sec, 62388986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 850/886 252/2000 Diffusion2D-PT-D40N050-LTLFireability-04 25463905 m, 27522 m/sec, 62732468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 855/886 253/2000 Diffusion2D-PT-D40N050-LTLFireability-04 25602127 m, 27644 m/sec, 63075104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 860/886 254/2000 Diffusion2D-PT-D40N050-LTLFireability-04 25739426 m, 27459 m/sec, 63420356 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 865/886 256/2000 Diffusion2D-PT-D40N050-LTLFireability-04 25874852 m, 27085 m/sec, 63763589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 870/886 257/2000 Diffusion2D-PT-D40N050-LTLFireability-04 26009864 m, 27002 m/sec, 64106966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 875/886 259/2000 Diffusion2D-PT-D40N050-LTLFireability-04 26144937 m, 27014 m/sec, 64448144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 880/886 260/2000 Diffusion2D-PT-D40N050-LTLFireability-04 26278330 m, 26678 m/sec, 64789683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 885/886 261/2000 Diffusion2D-PT-D40N050-LTLFireability-04 26420357 m, 28405 m/sec, 65143202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 17 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-04 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 Diffusion2D-PT-D40N050-LTLFireability-02
[[35mlola[0m][I] time limit : 884 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 Diffusion2D-PT-D40N050-LTLFireability-04
[[35mlola[0m][I] time limit : 1769 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-02: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 LTL EXCL 5/884 3/2000 Diffusion2D-PT-D40N050-LTLFireability-02 194657 m, 38931 m/sec, 449949 t fired, .
[[35mlola[0m][.] 17 LTL EXCL 5/1769 3/5 Diffusion2D-PT-D40N050-LTLFireability-04 193745 m, -5245322 m/sec, 448022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 211892
[[35mlola[0m][I] fired transitions : 490120
[[35mlola[0m][I] time used : 6
[[35mlola[0m][I] memory pages used : 3
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 17 LTL EXCL 10/884 5/5 Diffusion2D-PT-D40N050-LTLFireability-04 374807 m, 36212 m/sec, 884495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 17 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-04 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-03: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-10: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D40N050-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D40N050-LTLFireability-14: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] Diffusion2D-PT-D40N050-LTLFireability-15: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Diffusion2D-PT-D40N050-LTLFireability-00
[[35mlola[0m][I] time limit : 1754 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for Diffusion2D-PT-D40N050-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D40N050"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Diffusion2D-PT-D40N050, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631133900308"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D40N050.tgz
mv Diffusion2D-PT-D40N050 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;