About the Execution of LoLA for Diffusion2D-PT-D20N150
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16205.243 | 450992.00 | 456994.00 | 735.90 | FF????FT?TFF?FFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r137-tall-171631133800260.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is Diffusion2D-PT-D20N150, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r137-tall-171631133800260
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 8.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.7K Apr 22 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Apr 22 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 18K Apr 11 14:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 165K Apr 11 14:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 11 14:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 99K Apr 11 14:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Apr 22 14:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.2M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-00
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-01
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-02
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-03
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-04
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-05
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-06
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-07
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-08
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-09
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-10
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-11
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-12
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-13
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-14
FORMULA_NAME Diffusion2D-PT-D20N150-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717016854204
FORMULA Diffusion2D-PT-D20N150-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Diffusion2D-PT-D20N150-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717017305196
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] LAUNCH task # 6 (type CNST) for 3 Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 6 (type CNST) for Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 3 Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 60 (type EQUN) for 3 Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 58 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 60 (type EQUN) for Diffusion2D-PT-D20N150-LTLFireability-01 (obsolete)
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 3 Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] time limit : 225 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 64 (type EQUN) for 3 Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for Diffusion2D-PT-D20N150-LTLFireability-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 64 (type EQUN) for Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 60 (type EQUN) for Diffusion2D-PT-D20N150-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 Diffusion2D-PT-D20N150-LTLFireability-13
[[35mlola[0m][I] time limit : 240 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 Diffusion2D-PT-D20N150-LTLFireability-07
[[35mlola[0m][I] time limit : 257 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 Diffusion2D-PT-D20N150-LTLFireability-15
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1056
[[35mlola[0m][I] fired transitions : 3308
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 Diffusion2D-PT-D20N150-LTLFireability-06
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 Diffusion2D-PT-D20N150-LTLFireability-00
[[35mlola[0m][I] time limit : 327 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 Diffusion2D-PT-D20N150-LTLFireability-11
[[35mlola[0m][I] time limit : 360 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type EQUN) for 35 Diffusion2D-PT-D20N150-LTLFireability-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 35 Diffusion2D-PT-D20N150-LTLFireability-09
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for Diffusion2D-PT-D20N150-LTLFireability-09 (obsolete)
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 Diffusion2D-PT-D20N150-LTLFireability-14
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 38 Diffusion2D-PT-D20N150-LTLFireability-10
[[35mlola[0m][I] time limit : 514 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 38 Diffusion2D-PT-D20N150-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 38 Diffusion2D-PT-D20N150-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for Diffusion2D-PT-D20N150-LTLFireability-10 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for Diffusion2D-PT-D20N150-LTLFireability-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for Diffusion2D-PT-D20N150-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for Diffusion2D-PT-D20N150-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 Diffusion2D-PT-D20N150-LTLFireability-12
[[35mlola[0m][I] time limit : 599 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 69 (type EQUN) for Diffusion2D-PT-D20N150-LTLFireability-09
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1501
[[35mlola[0m][I] fired transitions : 1501
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 Diffusion2D-PT-D20N150-LTLFireability-04
[[35mlola[0m][I] time limit : 719 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 8
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 14 Diffusion2D-PT-D20N150-LTLFireability-02
[[35mlola[0m][I] time limit : 899 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for Diffusion2D-PT-D20N150-LTLFireability-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 131
[[35mlola[0m][I] fired transitions : 264
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 Diffusion2D-PT-D20N150-LTLFireability-03
[[35mlola[0m][I] time limit : 1199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 4/1199 5/2000 Diffusion2D-PT-D20N150-LTLFireability-03 494164 m, 98832 m/sec, 1180161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 9/1199 9/2000 Diffusion2D-PT-D20N150-LTLFireability-03 1019653 m, 105097 m/sec, 2476707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 14/1199 13/2000 Diffusion2D-PT-D20N150-LTLFireability-03 1539082 m, 103885 m/sec, 3756785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 19/1199 18/2000 Diffusion2D-PT-D20N150-LTLFireability-03 2076511 m, 107485 m/sec, 5083286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 24/1199 22/2000 Diffusion2D-PT-D20N150-LTLFireability-03 2616890 m, 108075 m/sec, 6416511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 29/1199 27/2000 Diffusion2D-PT-D20N150-LTLFireability-03 3157562 m, 108134 m/sec, 7750481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 34/1199 31/2000 Diffusion2D-PT-D20N150-LTLFireability-03 3681321 m, 104751 m/sec, 9041310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 39/1199 35/2000 Diffusion2D-PT-D20N150-LTLFireability-03 4200740 m, 103883 m/sec, 10322520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 44/1199 39/2000 Diffusion2D-PT-D20N150-LTLFireability-03 4724041 m, 104660 m/sec, 11613440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 49/1199 44/2000 Diffusion2D-PT-D20N150-LTLFireability-03 5248873 m, 104966 m/sec, 12909489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 54/1199 48/2000 Diffusion2D-PT-D20N150-LTLFireability-03 5778072 m, 105839 m/sec, 14221027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 59/1199 52/2000 Diffusion2D-PT-D20N150-LTLFireability-03 6286208 m, 101627 m/sec, 15492230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 64/1199 56/2000 Diffusion2D-PT-D20N150-LTLFireability-03 6777452 m, 98248 m/sec, 16721404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 69/1199 60/2000 Diffusion2D-PT-D20N150-LTLFireability-03 7259335 m, 96376 m/sec, 17928442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 74/1199 64/2000 Diffusion2D-PT-D20N150-LTLFireability-03 7747019 m, 97536 m/sec, 19149683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 79/1199 69/2000 Diffusion2D-PT-D20N150-LTLFireability-03 8250717 m, 100739 m/sec, 20408756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 84/1199 73/2000 Diffusion2D-PT-D20N150-LTLFireability-03 8753866 m, 100629 m/sec, 21666586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 89/1199 77/2000 Diffusion2D-PT-D20N150-LTLFireability-03 9260129 m, 101252 m/sec, 22936223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 94/1199 81/2000 Diffusion2D-PT-D20N150-LTLFireability-03 9744346 m, 96843 m/sec, 24146564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 99/1199 86/2000 Diffusion2D-PT-D20N150-LTLFireability-03 10247826 m, 100696 m/sec, 25410881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 104/1199 90/2000 Diffusion2D-PT-D20N150-LTLFireability-03 10734386 m, 97312 m/sec, 26627473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 109/1199 94/2000 Diffusion2D-PT-D20N150-LTLFireability-03 11230193 m, 99161 m/sec, 27868514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 114/1199 98/2000 Diffusion2D-PT-D20N150-LTLFireability-03 11717146 m, 97390 m/sec, 29085809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 119/1199 102/2000 Diffusion2D-PT-D20N150-LTLFireability-03 12216100 m, 99790 m/sec, 30333642 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 124/1199 106/2000 Diffusion2D-PT-D20N150-LTLFireability-03 12710492 m, 98878 m/sec, 31572472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 129/1199 110/2000 Diffusion2D-PT-D20N150-LTLFireability-03 13203236 m, 98548 m/sec, 32807831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 134/1199 115/2000 Diffusion2D-PT-D20N150-LTLFireability-03 13698727 m, 99098 m/sec, 34046280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 139/1199 119/2000 Diffusion2D-PT-D20N150-LTLFireability-03 14185946 m, 97443 m/sec, 35262906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 144/1199 123/2000 Diffusion2D-PT-D20N150-LTLFireability-03 14673598 m, 97530 m/sec, 36485650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 149/1199 127/2000 Diffusion2D-PT-D20N150-LTLFireability-03 15149760 m, 95232 m/sec, 37677375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 154/1199 131/2000 Diffusion2D-PT-D20N150-LTLFireability-03 15646340 m, 99316 m/sec, 38923174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 159/1199 135/2000 Diffusion2D-PT-D20N150-LTLFireability-03 16126969 m, 96125 m/sec, 40124214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 164/1199 139/2000 Diffusion2D-PT-D20N150-LTLFireability-03 16623789 m, 99364 m/sec, 41367463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 169/1199 143/2000 Diffusion2D-PT-D20N150-LTLFireability-03 17112404 m, 97723 m/sec, 42591866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 174/1199 148/2000 Diffusion2D-PT-D20N150-LTLFireability-03 17607057 m, 98930 m/sec, 43830003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 179/1199 152/2000 Diffusion2D-PT-D20N150-LTLFireability-03 18098045 m, 98197 m/sec, 45057690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 184/1199 156/2000 Diffusion2D-PT-D20N150-LTLFireability-03 18593356 m, 99062 m/sec, 46296641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 189/1199 160/2000 Diffusion2D-PT-D20N150-LTLFireability-03 19087003 m, 98729 m/sec, 47532319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 194/1199 164/2000 Diffusion2D-PT-D20N150-LTLFireability-03 19569287 m, 96456 m/sec, 48737213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 199/1199 168/2000 Diffusion2D-PT-D20N150-LTLFireability-03 20067854 m, 99713 m/sec, 49987418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 204/1199 172/2000 Diffusion2D-PT-D20N150-LTLFireability-03 20548748 m, 96178 m/sec, 51191114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 209/1199 177/2000 Diffusion2D-PT-D20N150-LTLFireability-03 21051694 m, 100589 m/sec, 52451539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 214/1199 181/2000 Diffusion2D-PT-D20N150-LTLFireability-03 21538926 m, 97446 m/sec, 53670669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 219/1199 185/2000 Diffusion2D-PT-D20N150-LTLFireability-03 22033146 m, 98844 m/sec, 54906519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 224/1199 189/2000 Diffusion2D-PT-D20N150-LTLFireability-03 22518577 m, 97086 m/sec, 56123707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 229/1199 193/2000 Diffusion2D-PT-D20N150-LTLFireability-03 23009488 m, 98182 m/sec, 57352452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 234/1199 197/2000 Diffusion2D-PT-D20N150-LTLFireability-03 23497158 m, 97534 m/sec, 58572578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 239/1199 201/2000 Diffusion2D-PT-D20N150-LTLFireability-03 23984558 m, 97480 m/sec, 59788916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 244/1199 205/2000 Diffusion2D-PT-D20N150-LTLFireability-03 24474377 m, 97963 m/sec, 61017868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 249/1199 209/2000 Diffusion2D-PT-D20N150-LTLFireability-03 24954340 m, 95992 m/sec, 62216870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 254/1199 214/2000 Diffusion2D-PT-D20N150-LTLFireability-03 25452262 m, 99584 m/sec, 63466756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 259/1199 218/2000 Diffusion2D-PT-D20N150-LTLFireability-03 25933922 m, 96332 m/sec, 64671266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 264/1199 222/2000 Diffusion2D-PT-D20N150-LTLFireability-03 26431625 m, 99540 m/sec, 65917476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 269/1199 226/2000 Diffusion2D-PT-D20N150-LTLFireability-03 26913146 m, 96304 m/sec, 67120811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 274/1199 230/2000 Diffusion2D-PT-D20N150-LTLFireability-03 27404417 m, 98254 m/sec, 68349670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 279/1199 234/2000 Diffusion2D-PT-D20N150-LTLFireability-03 27887805 m, 96677 m/sec, 69560409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 284/1199 238/2000 Diffusion2D-PT-D20N150-LTLFireability-03 28374635 m, 97366 m/sec, 70781986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 289/1199 242/2000 Diffusion2D-PT-D20N150-LTLFireability-03 28864621 m, 97997 m/sec, 72004787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 294/1199 246/2000 Diffusion2D-PT-D20N150-LTLFireability-03 29336784 m, 94432 m/sec, 73184862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 299/1199 251/2000 Diffusion2D-PT-D20N150-LTLFireability-03 29826084 m, 97860 m/sec, 74412750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 304/1199 254/2000 Diffusion2D-PT-D20N150-LTLFireability-03 30298920 m, 94567 m/sec, 75596055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 309/1199 259/2000 Diffusion2D-PT-D20N150-LTLFireability-03 30800575 m, 100331 m/sec, 76851323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 314/1199 263/2000 Diffusion2D-PT-D20N150-LTLFireability-03 31281848 m, 96254 m/sec, 78057566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 319/1199 267/2000 Diffusion2D-PT-D20N150-LTLFireability-03 31785592 m, 100748 m/sec, 79314072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 324/1199 271/2000 Diffusion2D-PT-D20N150-LTLFireability-03 32287476 m, 100376 m/sec, 80570753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 329/1199 275/2000 Diffusion2D-PT-D20N150-LTLFireability-03 32781895 m, 98883 m/sec, 81815389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 334/1199 279/2000 Diffusion2D-PT-D20N150-LTLFireability-03 33263140 m, 96249 m/sec, 83019007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 339/1199 284/2000 Diffusion2D-PT-D20N150-LTLFireability-03 33753818 m, 98135 m/sec, 84245363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 344/1199 288/2000 Diffusion2D-PT-D20N150-LTLFireability-03 34225561 m, 94348 m/sec, 85422386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 349/1199 292/2000 Diffusion2D-PT-D20N150-LTLFireability-03 34713736 m, 97635 m/sec, 86643698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 354/1199 296/2000 Diffusion2D-PT-D20N150-LTLFireability-03 35192605 m, 95773 m/sec, 87838558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 359/1199 300/2000 Diffusion2D-PT-D20N150-LTLFireability-03 35683660 m, 98211 m/sec, 89067281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 364/1199 304/2000 Diffusion2D-PT-D20N150-LTLFireability-03 36160267 m, 95321 m/sec, 90257952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 369/1199 308/2000 Diffusion2D-PT-D20N150-LTLFireability-03 36635199 m, 94986 m/sec, 91445064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 374/1199 312/2000 Diffusion2D-PT-D20N150-LTLFireability-03 37110931 m, 95146 m/sec, 92632761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 379/1199 316/2000 Diffusion2D-PT-D20N150-LTLFireability-03 37599639 m, 97741 m/sec, 93854875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 384/1199 320/2000 Diffusion2D-PT-D20N150-LTLFireability-03 38070511 m, 94174 m/sec, 95030436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 389/1199 324/2000 Diffusion2D-PT-D20N150-LTLFireability-03 38557261 m, 97350 m/sec, 96247254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 394/1199 328/2000 Diffusion2D-PT-D20N150-LTLFireability-03 39030804 m, 94708 m/sec, 97428619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 399/1199 332/2000 Diffusion2D-PT-D20N150-LTLFireability-03 39514138 m, 96666 m/sec, 98638648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 404/1199 336/2000 Diffusion2D-PT-D20N150-LTLFireability-03 39987572 m, 94686 m/sec, 99818409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 409/1199 341/2000 Diffusion2D-PT-D20N150-LTLFireability-03 40472461 m, 96977 m/sec, 101033318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 414/1199 344/2000 Diffusion2D-PT-D20N150-LTLFireability-03 40932442 m, 91996 m/sec, 102180631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 419/1199 348/2000 Diffusion2D-PT-D20N150-LTLFireability-03 41392122 m, 91936 m/sec, 103330251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 424/1199 352/2000 Diffusion2D-PT-D20N150-LTLFireability-03 41836983 m, 88972 m/sec, 104441054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 429/1199 356/2000 Diffusion2D-PT-D20N150-LTLFireability-03 42292547 m, 91112 m/sec, 105576777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 434/1199 360/2000 Diffusion2D-PT-D20N150-LTLFireability-03 42756189 m, 92728 m/sec, 106737353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 439/1199 364/2000 Diffusion2D-PT-D20N150-LTLFireability-03 43204802 m, 89722 m/sec, 107858504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-00: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-01: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mDiffusion2D-PT-D20N150-LTLFireability-09: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-10: AG false state space[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDiffusion2D-PT-D20N150-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] Diffusion2D-PT-D20N150-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 444/1199 367/2000 Diffusion2D-PT-D20N150-LTLFireability-03 43650829 m, 89205 m/sec, 108970336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D20N150"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is Diffusion2D-PT-D20N150, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r137-tall-171631133800260"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D20N150.tgz
mv Diffusion2D-PT-D20N150 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;