Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r135-tall-171631131100426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool greatspnxred
Input is DiscoveryGPU-PT-10a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-tall-171631131100426
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 452K
-rw-r--r-- 1 mcc users 6.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 12 02:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 12 02:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.1K Apr 12 02:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 60K Apr 12 02:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 36K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-00
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-01
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-02
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-03
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-04
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-05
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-06
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-07
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-08
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-09
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-10
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2024-11
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2023-12
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2023-13
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2023-14
FORMULA_NAME DiscoveryGPU-PT-10a-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1716363910015

Invoking MCC driver with
BK_TOOL=greatspnxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DiscoveryGPU-PT-10a
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2024-05-22 07:45:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-22 07:45:11] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-22 07:45:11] [INFO ] Load time of PNML (sax parser for PT used): 61 ms
[2024-05-22 07:45:11] [INFO ] Transformed 103 places.
[2024-05-22 07:45:11] [INFO ] Transformed 141 transitions.
[2024-05-22 07:45:11] [INFO ] Found NUPN structural information;
[2024-05-22 07:45:11] [INFO ] Parsed PT model containing 103 places and 141 transitions and 453 arcs in 177 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 15 ms.
Support contains 71 out of 103 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 103/103 places, 141/141 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 98 transition count 136
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 98 transition count 136
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 12 place count 96 transition count 134
Iterating global reduction 0 with 2 rules applied. Total rules applied 14 place count 96 transition count 134
Drop transitions (Redundant composition of simpler transitions.) removed 10 transitions
Redundant transition composition rules discarded 10 transitions
Iterating global reduction 0 with 10 rules applied. Total rules applied 24 place count 96 transition count 124
Applied a total of 24 rules in 36 ms. Remains 96 /103 variables (removed 7) and now considering 124/141 (removed 17) transitions.
// Phase 1: matrix 124 rows 96 cols
[2024-05-22 07:45:11] [INFO ] Computed 2 invariants in 13 ms
[2024-05-22 07:45:11] [INFO ] Implicit Places using invariants in 192 ms returned []
[2024-05-22 07:45:11] [INFO ] Invariant cache hit.
[2024-05-22 07:45:11] [INFO ] State equation strengthened by 78 read => feed constraints.
[2024-05-22 07:45:11] [INFO ] Implicit Places using invariants and state equation in 121 ms returned []
Implicit Place search using SMT with State Equation took 345 ms to find 0 implicit places.
Running 123 sub problems to find dead transitions.
[2024-05-22 07:45:11] [INFO ] Invariant cache hit.
[2024-05-22 07:45:11] [INFO ] State equation strengthened by 78 read => feed constraints.
At refinement iteration 0 (INCLUDED_ONLY) 0/95 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 1 (OVERLAPS) 1/96 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/96 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 3 (OVERLAPS) 124/220 variables, 96/98 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/220 variables, 78/176 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/220 variables, 0/176 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 6 (OVERLAPS) 0/220 variables, 0/176 constraints. Problems are: Problem set: 0 solved, 123 unsolved
No progress, stopping.
After SMT solving in domain Real declared 220/220 variables, and 176 constraints, problems are : Problem set: 0 solved, 123 unsolved in 3138 ms.
Refiners :[Positive P Invariants (semi-flows): 2/2 constraints, State Equation: 96/96 constraints, ReadFeed: 78/78 constraints, PredecessorRefiner: 123/123 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 123 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/95 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 1 (OVERLAPS) 1/96 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/96 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 3 (OVERLAPS) 124/220 variables, 96/98 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/220 variables, 78/176 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/220 variables, 123/299 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 6 (INCLUDED_ONLY) 0/220 variables, 0/299 constraints. Problems are: Problem set: 0 solved, 123 unsolved
At refinement iteration 7 (OVERLAPS) 0/220 variables, 0/299 constraints. Problems are: Problem set: 0 solved, 123 unsolved
No progress, stopping.
After SMT solving in domain Int declared 220/220 variables, and 299 constraints, problems are : Problem set: 0 solved, 123 unsolved in 2243 ms.
Refiners :[Positive P Invariants (semi-flows): 2/2 constraints, State Equation: 96/96 constraints, ReadFeed: 78/78 constraints, PredecessorRefiner: 123/123 constraints, Known Traps: 0/0 constraints]
After SMT, in 5429ms problems are : Problem set: 0 solved, 123 unsolved
Search for dead transitions found 0 dead transitions in 5448ms
Starting structural reductions in LTL mode, iteration 1 : 96/103 places, 124/141 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5858 ms. Remains : 96/103 places, 124/141 transitions.
Support contains 71 out of 96 places after structural reductions.
[2024-05-22 07:45:17] [INFO ] Flatten gal took : 27 ms
[2024-05-22 07:45:17] [INFO ] Flatten gal took : 11 ms
[2024-05-22 07:45:17] [INFO ] Input system was already deterministic with 124 transitions.
Reduction of identical properties reduced properties to check from 77 to 75
RANDOM walk for 40000 steps (374 resets) in 1337 ms. (29 steps per ms) remains 4/75 properties
BEST_FIRST walk for 40002 steps (8 resets) in 265 ms. (150 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (33 resets) in 127 ms. (312 steps per ms) remains 4/4 properties
BEST_FIRST walk for 40004 steps (36 resets) in 86 ms. (459 steps per ms) remains 3/4 properties
BEST_FIRST walk for 40004 steps (39 resets) in 81 ms. (487 steps per ms) remains 3/3 properties
[2024-05-22 07:45:18] [INFO ] Invariant cache hit.
[2024-05-22 07:45:18] [INFO ] State equation strengthened by 78 read => feed constraints.
All remaining problems are real, not stopping.
At refinement iteration 0 (INCLUDED_ONLY) 0/13 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 3 unsolved
At refinement iteration 1 (OVERLAPS) 1/14 variables, 2/2 constraints. Problems are: Problem set: 0 solved, 3 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/14 variables, 0/2 constraints. Problems are: Problem set: 0 solved, 3 unsolved
At refinement iteration 3 (OVERLAPS) 30/44 variables, 14/16 constraints. Problems are: Problem set: 0 solved, 3 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/44 variables, 19/35 constraints. Problems are: Problem set: 0 solved, 3 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/44 variables, 0/35 constraints. Problems are: Problem set: 0 solved, 3 unsolved
At refinement iteration 6 (OVERLAPS) 50/94 variables, 26/61 constraints. Problems are: Problem set: 0 solved, 3 unsolved
At refinement iteration 7 (INCLUDED_ONLY) 0/94 variables, 19/80 constraints. Problems are: Problem set: 0 solved, 3 unsolved
At refinement iteration 8 (INCLUDED_ONLY) 0/94 variables, 0/80 constraints. Problems are: Problem set: 0 solved, 3 unsolved
Problem AtomicPropp23 is UNSAT
At refinement iteration 9 (OVERLAPS) 42/136 variables, 18/98 constraints. Problems are: Problem set: 1 solved, 2 unsolved
At refinement iteration 10 (INCLUDED_ONLY) 0/136 variables, 13/111 constraints. Problems are: Problem set: 1 solved, 2 unsolved
At refinement iteration 11 (INCLUDED_ONLY) 0/136 variables, 0/111 constraints. Problems are: Problem set: 1 solved, 2 unsolved
Problem AtomicPropp61 is UNSAT
At refinement iteration 12 (OVERLAPS) 24/160 variables, 10/121 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 13 (INCLUDED_ONLY) 0/160 variables, 8/129 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 14 (INCLUDED_ONLY) 0/160 variables, 0/129 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 15 (OVERLAPS) 20/180 variables, 10/139 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 16 (INCLUDED_ONLY) 0/180 variables, 8/147 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 17 (INCLUDED_ONLY) 0/180 variables, 0/147 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 18 (OVERLAPS) 23/203 variables, 9/156 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 19 (INCLUDED_ONLY) 0/203 variables, 7/163 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 20 (INCLUDED_ONLY) 0/203 variables, 0/163 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 21 (OVERLAPS) 9/212 variables, 5/168 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 22 (INCLUDED_ONLY) 0/212 variables, 2/170 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 23 (INCLUDED_ONLY) 0/212 variables, 0/170 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 24 (OVERLAPS) 2/214 variables, 1/171 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 25 (INCLUDED_ONLY) 0/214 variables, 1/172 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 26 (INCLUDED_ONLY) 0/214 variables, 0/172 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 27 (OVERLAPS) 2/216 variables, 1/173 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 28 (INCLUDED_ONLY) 0/216 variables, 0/173 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 29 (OVERLAPS) 2/218 variables, 1/174 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 30 (INCLUDED_ONLY) 0/218 variables, 1/175 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 31 (INCLUDED_ONLY) 0/218 variables, 0/175 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 32 (OVERLAPS) 2/220 variables, 1/176 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 33 (INCLUDED_ONLY) 0/220 variables, 0/176 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 34 (OVERLAPS) 0/220 variables, 0/176 constraints. Problems are: Problem set: 2 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 220/220 variables, and 176 constraints, problems are : Problem set: 2 solved, 1 unsolved in 136 ms.
Refiners :[Positive P Invariants (semi-flows): 2/2 constraints, State Equation: 96/96 constraints, ReadFeed: 78/78 constraints, PredecessorRefiner: 3/3 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 2 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/7 variables, 0/0 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 1/8 variables, 2/2 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/8 variables, 0/2 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 14/22 variables, 8/10 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/22 variables, 8/18 constraints. Problems are: Problem set: 2 solved, 1 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/22 variables, 0/18 constraints. Problems are: Problem set: 2 solved, 1 unsolved
Problem AtomicPropp12 is UNSAT
After SMT solving in domain Int declared 54/220 variables, and 35 constraints, problems are : Problem set: 3 solved, 0 unsolved in 46 ms.
Refiners :[Positive P Invariants (semi-flows): 2/2 constraints, State Equation: 25/96 constraints, ReadFeed: 8/78 constraints, PredecessorRefiner: 0/3 constraints, Known Traps: 0/0 constraints]
After SMT, in 190ms problems are : Problem set: 3 solved, 0 unsolved
Skipping Parikh replay, no witness traces provided.
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 7 ms
[2024-05-22 07:45:18] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2023-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 8 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 124 transitions.
Support contains 65 out of 96 places (down from 68) after GAL structural reductions.
Computed a total of 13 stabilizing places and 11 stable transitions
Graph (complete) has 275 edges and 96 vertex of which 91 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.2 ms
Starting structural reductions in SI_CTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Graph (complete) has 275 edges and 96 vertex of which 91 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions (Output transitions of discarded places.) removed 5 transitions
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 7 Pre rules applied. Total rules applied 1 place count 91 transition count 112
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 0 with 14 rules applied. Total rules applied 15 place count 84 transition count 112
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 23 place count 76 transition count 104
Iterating global reduction 0 with 8 rules applied. Total rules applied 31 place count 76 transition count 104
Applied a total of 31 rules in 23 ms. Remains 76 /96 variables (removed 20) and now considering 104/124 (removed 20) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 23 ms. Remains : 76/96 places, 104/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 104 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Graph (complete) has 275 edges and 96 vertex of which 91 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.0 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions (Output transitions of discarded places.) removed 5 transitions
Reduce places removed 1 places and 1 transitions.
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 100 edges and 88 vertex of which 71 are kept as prefixes of interest. Removing 17 places using SCC suffix rule.0 ms
Discarding 17 places :
Also discarding 17 output transitions
Drop transitions (Output transitions of discarded places.) removed 17 transitions
Graph (trivial) has 80 edges and 71 vertex of which 40 / 71 are part of one of the 20 SCC in 1 ms
Free SCC test removed 20 places
Drop transitions (Trivial Post-Agglo cleanup.) removed 10 transitions
Trivial Post-agglo rules discarded 10 transitions
Performed 10 trivial Post agglomeration. Transition count delta: 10
Iterating post reduction 0 with 14 rules applied. Total rules applied 15 place count 51 transition count 91
Reduce places removed 10 places and 0 transitions.
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 30 rules applied. Total rules applied 45 place count 41 transition count 71
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 53 place count 33 transition count 55
Iterating global reduction 2 with 8 rules applied. Total rules applied 61 place count 33 transition count 55
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 69 place count 25 transition count 39
Iterating global reduction 2 with 8 rules applied. Total rules applied 77 place count 25 transition count 39
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 85 place count 17 transition count 23
Iterating global reduction 2 with 8 rules applied. Total rules applied 93 place count 17 transition count 23
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 101 place count 9 transition count 15
Iterating global reduction 2 with 8 rules applied. Total rules applied 109 place count 9 transition count 15
Drop transitions (Redundant composition of simpler transitions.) removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 110 place count 9 transition count 14
Drop transitions (Trivial Post-Agglo cleanup.) removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 2 with 1 rules applied. Total rules applied 111 place count 9 transition count 13
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 112 place count 8 transition count 13
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 114 place count 6 transition count 11
Applied a total of 114 rules in 16 ms. Remains 6 /96 variables (removed 90) and now considering 11/124 (removed 113) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 6/96 places, 11/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 1 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 1 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 11 transitions.
RANDOM walk for 174 steps (4 resets) in 8 ms. (19 steps per ms) remains 0/1 properties
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 89 transition count 117
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 89 transition count 117
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 19 place count 84 transition count 112
Iterating global reduction 0 with 5 rules applied. Total rules applied 24 place count 84 transition count 112
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 26 place count 82 transition count 110
Iterating global reduction 0 with 2 rules applied. Total rules applied 28 place count 82 transition count 110
Applied a total of 28 rules in 7 ms. Remains 82 /96 variables (removed 14) and now considering 110/124 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 82/96 places, 110/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 89 transition count 117
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 89 transition count 117
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 19 place count 84 transition count 112
Iterating global reduction 0 with 5 rules applied. Total rules applied 24 place count 84 transition count 112
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 27 place count 81 transition count 109
Iterating global reduction 0 with 3 rules applied. Total rules applied 30 place count 81 transition count 109
Applied a total of 30 rules in 8 ms. Remains 81 /96 variables (removed 15) and now considering 109/124 (removed 15) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 81/96 places, 109/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 109 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 87 transition count 115
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 87 transition count 115
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 25 place count 80 transition count 108
Iterating global reduction 0 with 7 rules applied. Total rules applied 32 place count 80 transition count 108
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 36 place count 76 transition count 104
Iterating global reduction 0 with 4 rules applied. Total rules applied 40 place count 76 transition count 104
Applied a total of 40 rules in 8 ms. Remains 76 /96 variables (removed 20) and now considering 104/124 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 76/96 places, 104/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 104 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 88 transition count 116
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 88 transition count 116
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 22 place count 82 transition count 110
Iterating global reduction 0 with 6 rules applied. Total rules applied 28 place count 82 transition count 110
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 32 place count 78 transition count 106
Iterating global reduction 0 with 4 rules applied. Total rules applied 36 place count 78 transition count 106
Applied a total of 36 rules in 8 ms. Remains 78 /96 variables (removed 18) and now considering 106/124 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 78/96 places, 106/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 106 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Graph (complete) has 275 edges and 96 vertex of which 91 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions (Output transitions of discarded places.) removed 5 transitions
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 6 Pre rules applied. Total rules applied 1 place count 91 transition count 113
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 13 place count 85 transition count 113
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 22 place count 76 transition count 104
Iterating global reduction 0 with 9 rules applied. Total rules applied 31 place count 76 transition count 104
Applied a total of 31 rules in 11 ms. Remains 76 /96 variables (removed 20) and now considering 104/124 (removed 20) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 76/96 places, 104/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 104 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 89 transition count 117
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 89 transition count 117
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 19 place count 84 transition count 112
Iterating global reduction 0 with 5 rules applied. Total rules applied 24 place count 84 transition count 112
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 26 place count 82 transition count 110
Iterating global reduction 0 with 2 rules applied. Total rules applied 28 place count 82 transition count 110
Applied a total of 28 rules in 8 ms. Remains 82 /96 variables (removed 14) and now considering 110/124 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 82/96 places, 110/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Graph (complete) has 275 edges and 96 vertex of which 91 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions (Output transitions of discarded places.) removed 5 transitions
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 6 Pre rules applied. Total rules applied 1 place count 91 transition count 113
Deduced a syphon composed of 6 places in 1 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 0 with 12 rules applied. Total rules applied 13 place count 85 transition count 113
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 20 place count 78 transition count 106
Iterating global reduction 0 with 7 rules applied. Total rules applied 27 place count 78 transition count 106
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 29 place count 77 transition count 105
Applied a total of 29 rules in 13 ms. Remains 77 /96 variables (removed 19) and now considering 105/124 (removed 19) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 77/96 places, 105/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 105 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 87 transition count 115
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 87 transition count 115
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 25 place count 80 transition count 108
Iterating global reduction 0 with 7 rules applied. Total rules applied 32 place count 80 transition count 108
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 35 place count 77 transition count 105
Iterating global reduction 0 with 3 rules applied. Total rules applied 38 place count 77 transition count 105
Applied a total of 38 rules in 8 ms. Remains 77 /96 variables (removed 19) and now considering 105/124 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 77/96 places, 105/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 105 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 91 transition count 119
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 91 transition count 119
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 12 place count 89 transition count 117
Iterating global reduction 0 with 2 rules applied. Total rules applied 14 place count 89 transition count 117
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 15 place count 88 transition count 116
Iterating global reduction 0 with 1 rules applied. Total rules applied 16 place count 88 transition count 116
Applied a total of 16 rules in 4 ms. Remains 88 /96 variables (removed 8) and now considering 116/124 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 88/96 places, 116/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 116 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Graph (complete) has 275 edges and 96 vertex of which 91 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.0 ms
Discarding 5 places :
Also discarding 5 output transitions
Drop transitions (Output transitions of discarded places.) removed 5 transitions
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 8 Pre rules applied. Total rules applied 1 place count 91 transition count 111
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 17 place count 83 transition count 111
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 26 place count 74 transition count 102
Iterating global reduction 0 with 9 rules applied. Total rules applied 35 place count 74 transition count 102
Applied a total of 35 rules in 8 ms. Remains 74 /96 variables (removed 22) and now considering 102/124 (removed 22) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 74/96 places, 102/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 102 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 87 transition count 115
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 87 transition count 115
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 24 place count 81 transition count 109
Iterating global reduction 0 with 6 rules applied. Total rules applied 30 place count 81 transition count 109
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 34 place count 77 transition count 105
Iterating global reduction 0 with 4 rules applied. Total rules applied 38 place count 77 transition count 105
Applied a total of 38 rules in 3 ms. Remains 77 /96 variables (removed 19) and now considering 105/124 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 77/96 places, 105/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 105 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 90 transition count 118
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 90 transition count 118
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 18 place count 84 transition count 112
Iterating global reduction 0 with 6 rules applied. Total rules applied 24 place count 84 transition count 112
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 27 place count 81 transition count 109
Iterating global reduction 0 with 3 rules applied. Total rules applied 30 place count 81 transition count 109
Applied a total of 30 rules in 3 ms. Remains 81 /96 variables (removed 15) and now considering 109/124 (removed 15) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 81/96 places, 109/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 109 transitions.
Starting structural reductions in LTL mode, iteration 0 : 96/96 places, 124/124 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 87 transition count 115
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 87 transition count 115
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 25 place count 80 transition count 108
Iterating global reduction 0 with 7 rules applied. Total rules applied 32 place count 80 transition count 108
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 36 place count 76 transition count 104
Iterating global reduction 0 with 4 rules applied. Total rules applied 40 place count 76 transition count 104
Applied a total of 40 rules in 3 ms. Remains 76 /96 variables (removed 20) and now considering 104/124 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 76/96 places, 104/124 transitions.
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 4 ms
[2024-05-22 07:45:18] [INFO ] Flatten gal took : 6 ms
[2024-05-22 07:45:18] [INFO ] Input system was already deterministic with 104 transitions.
[2024-05-22 07:45:19] [INFO ] Flatten gal took : 5 ms
[2024-05-22 07:45:19] [INFO ] Flatten gal took : 6 ms
[2024-05-22 07:45:19] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2024-05-22 07:45:19] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 96 places, 124 transitions and 400 arcs took 1 ms.
Total runtime 7828 ms.
There are residual formulas that ITS could not solve within timeout
----------------------------------------------------------------------
GreatSPN-meddly tool, MCC 2023
----------------------------------------------------------------------

Running DiscoveryGPU-PT-10a

IS_COLORED=
IS_NUPN=

LOADING PETRI NET FILE /home/mcc/execution/410/model.pnml (PNML) ...
PNML VERSION 2009, P/T NET.
COLOR CLASSES: 0
CONSTANTS: 0
PLACES: 96
TRANSITIONS: 124
COLOR VARS: 0
MEASURES: 0
LOADING TIME: [User 0.003s, Sys 0.000s]


SAVING FILE /home/mcc/execution/410/model (.net / .def) ...
EXPORT TIME: [User 0.000s, Sys 0.000s]


----------------------------------------------------------------------
GreatSPN/Meddly.
Copyright (C) 1987-2022, University of Torino, Italy.
website: https://github.com/greatspn/SOURCES

Based on MEDDLY version 0.16.0
Copyright (C) 2009, Iowa State University Research Foundation, Inc.
website: http://meddly.sourceforge.net

Process ID: 541
MODEL NAME: /home/mcc/execution/410/model
96 places, 124 transitions.

Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Building monolithic NSF...
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-04 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-03 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-05 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-06 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-07 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-02 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-08 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-09 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2023-12 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-00 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2023-14 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-11 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2023-15 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
FORMULA DiscoveryGPU-PT-10a-CTLFireability-2024-10 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING UNFOLDING_TO_PT USE_NUPN TOPOLOGICAL
Ok.
EXITCODE: 0
----------------------------------------------------------------------

BK_STOP 1716364076788

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DiscoveryGPU-PT-10a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="greatspnxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool greatspnxred"
echo " Input is DiscoveryGPU-PT-10a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-tall-171631131100426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DiscoveryGPU-PT-10a.tgz
mv DiscoveryGPU-PT-10a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;