Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r135-tall-171631130800306.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool greatspnxred
Input is Diffusion2D-PT-D40N050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r135-tall-171631130800306
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.2M
-rw-r--r-- 1 mcc users 12K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 112K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Apr 22 14:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Apr 22 14:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 11 14:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Apr 11 14:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 11 14:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Apr 11 14:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Apr 22 14:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 8 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 4.7M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-00
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-01
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-02
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-03
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-04
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-05
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-06
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-07
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-08
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-09
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-10
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2024-11
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2023-12
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2023-13
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2023-14
FORMULA_NAME Diffusion2D-PT-D40N050-CTLFireability-2023-15

=== Now, execution of the tool begins

BK_START 1716350332248

Invoking MCC driver with
BK_TOOL=greatspnxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Diffusion2D-PT-D40N050
BK_MEMORY_CONFINEMENT=16384
Applying reductions before tool greatspn
Invoking reducer
Running Version 202405141337
[2024-05-22 03:58:53] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2024-05-22 03:58:53] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-22 03:58:53] [INFO ] Load time of PNML (sax parser for PT used): 423 ms
[2024-05-22 03:58:53] [INFO ] Transformed 1600 places.
[2024-05-22 03:58:53] [INFO ] Transformed 12324 transitions.
[2024-05-22 03:58:54] [INFO ] Parsed PT model containing 1600 places and 12324 transitions and 24648 arcs in 557 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 18 ms.
Support contains 120 out of 1600 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 336 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
// Phase 1: matrix 12324 rows 1600 cols
[2024-05-22 03:58:54] [INFO ] Computed 1 invariants in 119 ms
[2024-05-22 03:58:55] [INFO ] Implicit Places using invariants in 474 ms returned []
Implicit Place search using SMT only with invariants took 502 ms to find 0 implicit places.
Running 12316 sub problems to find dead transitions.
[2024-05-22 03:58:55] [INFO ] Invariant cache hit.
Error getting values : (error "ParserException while parsing response: (timeout
org.smtlib.IParser$ParserException: Unbalanced parentheses at end of input")
Solver is answering 'unknown', stopping.
After SMT solving in domain Real declared 1599/13924 variables, and 0 constraints, problems are : Problem set: 0 solved, 12316 unsolved in 30198 ms.
Refiners :[Positive P Invariants (semi-flows): 0/1 constraints, State Equation: 0/1600 constraints, PredecessorRefiner: 12316/12316 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 12316 unsolved
Error getting values : (error "Error writing to Z3 solver: java.io.IOException: Broken pipe")
Solver is answering 'unknown', stopping.
After SMT solving in domain Int declared 1599/13924 variables, and 0 constraints, problems are : Problem set: 0 solved, 12316 unsolved in 30213 ms.
Refiners :[Positive P Invariants (semi-flows): 0/1 constraints, State Equation: 0/1600 constraints, PredecessorRefiner: 0/12316 constraints, Known Traps: 0/0 constraints]
After SMT, in 76519ms problems are : Problem set: 0 solved, 12316 unsolved
Search for dead transitions found 0 dead transitions in 76715ms
Finished structural reductions in LTL mode , in 1 iterations and 77626 ms. Remains : 1600/1600 places, 12324/12324 transitions.
Support contains 120 out of 1600 places after structural reductions.
[2024-05-22 04:00:12] [INFO ] Flatten gal took : 393 ms
[2024-05-22 04:00:12] [INFO ] Flatten gal took : 233 ms
[2024-05-22 04:00:13] [INFO ] Input system was already deterministic with 12324 transitions.
Support contains 117 out of 1600 places (down from 120) after GAL structural reductions.
RANDOM walk for 40055 steps (8 resets) in 431 ms. (92 steps per ms) remains 79/102 properties
BEST_FIRST walk for 4004 steps (8 resets) in 24 ms. (160 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 32 ms. (121 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 24 ms. (160 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 19 ms. (200 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 23 ms. (166 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 21 ms. (182 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 25 ms. (154 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 20 ms. (190 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 22 ms. (174 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 27 ms. (143 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4003 steps (8 resets) in 26 ms. (148 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 24 ms. (160 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4003 steps (8 resets) in 18 ms. (210 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 17 ms. (222 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 17 ms. (222 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 79/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 19 ms. (200 steps per ms) remains 78/79 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 19 ms. (200 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 10 ms. (364 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 8 ms. (444 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 10 ms. (364 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 9 ms. (400 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 19 ms. (200 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 17 ms. (222 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4003 steps (8 resets) in 12 ms. (307 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 16 ms. (235 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 10 ms. (364 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 15 ms. (250 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 10 ms. (364 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 9 ms. (400 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 25 ms. (154 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 9 ms. (400 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 9 ms. (400 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 14 ms. (266 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4003 steps (8 resets) in 10 ms. (363 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4003 steps (8 resets) in 10 ms. (363 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4003 steps (8 resets) in 9 ms. (400 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 19 ms. (200 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 17 ms. (222 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4003 steps (8 resets) in 14 ms. (266 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 13 ms. (286 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 11 ms. (333 steps per ms) remains 78/78 properties
BEST_FIRST walk for 4004 steps (8 resets) in 10 ms. (364 steps per ms) remains 78/78 properties
[2024-05-22 04:00:13] [INFO ] Invariant cache hit.
At refinement iteration 0 (INCLUDED_ONLY) 0/91 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 78 unsolved
At refinement iteration 1 (OVERLAPS) 1509/1600 variables, 1/1 constraints. Problems are: Problem set: 0 solved, 78 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/1600 variables, 0/1 constraints. Problems are: Problem set: 0 solved, 78 unsolved
SMT process timed out in 5201ms, After SMT, problems are : Problem set: 0 solved, 78 unsolved
Skipping Parikh replay, no witness traces provided.
Support contains 91 out of 1600 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Graph (trivial) has 10924 edges and 1600 vertex of which 1509 / 1600 are part of one of the 1 SCC in 14 ms
Free SCC test removed 1508 places
Drop transitions (Empty/Sink Transition effects.) removed 10924 transitions
Ensure Unique test removed 1180 transitions
Reduce isomorphic transitions removed 12104 transitions.
Drop transitions (Redundant composition of simpler transitions.) removed 49 transitions
Redundant transition composition rules discarded 49 transitions
Iterating global reduction 0 with 49 rules applied. Total rules applied 50 place count 92 transition count 171
Applied a total of 50 rules in 69 ms. Remains 92 /1600 variables (removed 1508) and now considering 171/12324 (removed 12153) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 69 ms. Remains : 92/1600 places, 171/12324 transitions.
RANDOM walk for 40106 steps (8 resets) in 134 ms. (297 steps per ms) remains 6/78 properties
BEST_FIRST walk for 40004 steps (8 resets) in 104 ms. (380 steps per ms) remains 3/6 properties
BEST_FIRST walk for 40004 steps (8 resets) in 90 ms. (439 steps per ms) remains 1/3 properties
BEST_FIRST walk for 40004 steps (8 resets) in 96 ms. (412 steps per ms) remains 1/1 properties
// Phase 1: matrix 171 rows 92 cols
[2024-05-22 04:00:19] [INFO ] Computed 1 invariants in 2 ms
At refinement iteration 0 (INCLUDED_ONLY) 0/2 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 90/92 variables, 1/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/92 variables, 0/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 171/263 variables, 92/93 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/263 variables, 0/93 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 5 (OVERLAPS) 0/263 variables, 0/93 constraints. Problems are: Problem set: 0 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Real declared 263/263 variables, and 93 constraints, problems are : Problem set: 0 solved, 1 unsolved in 79 ms.
Refiners :[Positive P Invariants (semi-flows): 1/1 constraints, State Equation: 92/92 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
Escalating to Integer solving :Problem set: 0 solved, 1 unsolved
At refinement iteration 0 (INCLUDED_ONLY) 0/2 variables, 0/0 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 1 (OVERLAPS) 90/92 variables, 1/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 2 (INCLUDED_ONLY) 0/92 variables, 0/1 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 3 (OVERLAPS) 171/263 variables, 92/93 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 4 (INCLUDED_ONLY) 0/263 variables, 1/94 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 5 (INCLUDED_ONLY) 0/263 variables, 0/94 constraints. Problems are: Problem set: 0 solved, 1 unsolved
At refinement iteration 6 (OVERLAPS) 0/263 variables, 0/94 constraints. Problems are: Problem set: 0 solved, 1 unsolved
No progress, stopping.
After SMT solving in domain Int declared 263/263 variables, and 94 constraints, problems are : Problem set: 0 solved, 1 unsolved in 72 ms.
Refiners :[Positive P Invariants (semi-flows): 1/1 constraints, State Equation: 92/92 constraints, PredecessorRefiner: 1/1 constraints, Known Traps: 0/0 constraints]
After SMT, in 155ms problems are : Problem set: 0 solved, 1 unsolved
Finished Parikh walk after 9 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=9 )
Parikh walk visited 1 properties in 8 ms.
[2024-05-22 04:00:19] [INFO ] Flatten gal took : 182 ms
[2024-05-22 04:00:19] [INFO ] Flatten gal took : 193 ms
[2024-05-22 04:00:20] [INFO ] Input system was already deterministic with 12324 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 291 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 293 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:20] [INFO ] Flatten gal took : 158 ms
[2024-05-22 04:00:21] [INFO ] Flatten gal took : 168 ms
[2024-05-22 04:00:21] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 151 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 152 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:21] [INFO ] Flatten gal took : 153 ms
[2024-05-22 04:00:21] [INFO ] Flatten gal took : 164 ms
[2024-05-22 04:00:22] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Graph (trivial) has 12292 edges and 1600 vertex of which 1598 / 1600 are part of one of the 1 SCC in 11 ms
Free SCC test removed 1597 places
Ensure Unique test removed 12319 transitions
Reduce isomorphic transitions removed 12319 transitions.
Applied a total of 1 rules in 29 ms. Remains 3 /1600 variables (removed 1597) and now considering 5/12324 (removed 12319) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 29 ms. Remains : 3/1600 places, 5/12324 transitions.
[2024-05-22 04:00:22] [INFO ] Flatten gal took : 0 ms
[2024-05-22 04:00:22] [INFO ] Flatten gal took : 1 ms
[2024-05-22 04:00:22] [INFO ] Input system was already deterministic with 5 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 149 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 150 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:22] [INFO ] Flatten gal took : 152 ms
[2024-05-22 04:00:22] [INFO ] Flatten gal took : 161 ms
[2024-05-22 04:00:23] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 147 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 147 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:23] [INFO ] Flatten gal took : 150 ms
[2024-05-22 04:00:23] [INFO ] Flatten gal took : 158 ms
[2024-05-22 04:00:24] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 147 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 149 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:24] [INFO ] Flatten gal took : 150 ms
[2024-05-22 04:00:24] [INFO ] Flatten gal took : 160 ms
[2024-05-22 04:00:24] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 145 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 145 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:25] [INFO ] Flatten gal took : 150 ms
[2024-05-22 04:00:25] [INFO ] Flatten gal took : 159 ms
[2024-05-22 04:00:25] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 144 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 145 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:25] [INFO ] Flatten gal took : 149 ms
[2024-05-22 04:00:26] [INFO ] Flatten gal took : 159 ms
[2024-05-22 04:00:26] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 143 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 143 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:26] [INFO ] Flatten gal took : 149 ms
[2024-05-22 04:00:26] [INFO ] Flatten gal took : 157 ms
[2024-05-22 04:00:27] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 145 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 145 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:27] [INFO ] Flatten gal took : 150 ms
[2024-05-22 04:00:27] [INFO ] Flatten gal took : 159 ms
[2024-05-22 04:00:28] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 144 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 144 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:28] [INFO ] Flatten gal took : 148 ms
[2024-05-22 04:00:28] [INFO ] Flatten gal took : 158 ms
[2024-05-22 04:00:28] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 142 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 143 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:29] [INFO ] Flatten gal took : 150 ms
[2024-05-22 04:00:29] [INFO ] Flatten gal took : 160 ms
[2024-05-22 04:00:29] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 145 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 145 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:30] [INFO ] Flatten gal took : 151 ms
[2024-05-22 04:00:30] [INFO ] Flatten gal took : 228 ms
[2024-05-22 04:00:30] [INFO ] Input system was already deterministic with 12324 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Graph (trivial) has 12308 edges and 1600 vertex of which 1599 / 1600 are part of one of the 1 SCC in 8 ms
Free SCC test removed 1598 places
Ensure Unique test removed 12321 transitions
Reduce isomorphic transitions removed 12321 transitions.
Applied a total of 1 rules in 21 ms. Remains 2 /1600 variables (removed 1598) and now considering 3/12324 (removed 12321) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 2/1600 places, 3/12324 transitions.
[2024-05-22 04:00:30] [INFO ] Flatten gal took : 0 ms
[2024-05-22 04:00:30] [INFO ] Flatten gal took : 0 ms
[2024-05-22 04:00:30] [INFO ] Input system was already deterministic with 3 transitions.
RANDOM walk for 4 steps (0 resets) in 4 ms. (0 steps per ms) remains 0/1 properties
FORMULA Diffusion2D-PT-D40N050-CTLFireability-2023-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Graph (trivial) has 12308 edges and 1600 vertex of which 1599 / 1600 are part of one of the 1 SCC in 9 ms
Free SCC test removed 1598 places
Ensure Unique test removed 12321 transitions
Reduce isomorphic transitions removed 12321 transitions.
Applied a total of 1 rules in 21 ms. Remains 2 /1600 variables (removed 1598) and now considering 3/12324 (removed 12321) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 2/1600 places, 3/12324 transitions.
[2024-05-22 04:00:30] [INFO ] Flatten gal took : 0 ms
[2024-05-22 04:00:30] [INFO ] Flatten gal took : 0 ms
[2024-05-22 04:00:30] [INFO ] Input system was already deterministic with 3 transitions.
RANDOM walk for 4 steps (0 resets) in 4 ms. (0 steps per ms) remains 0/1 properties
FORMULA Diffusion2D-PT-D40N050-CTLFireability-2023-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 1600/1600 places, 12324/12324 transitions.
Applied a total of 0 rules in 149 ms. Remains 1600 /1600 variables (removed 0) and now considering 12324/12324 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 150 ms. Remains : 1600/1600 places, 12324/12324 transitions.
[2024-05-22 04:00:30] [INFO ] Flatten gal took : 150 ms
[2024-05-22 04:00:31] [INFO ] Flatten gal took : 158 ms
[2024-05-22 04:00:31] [INFO ] Input system was already deterministic with 12324 transitions.
[2024-05-22 04:00:31] [INFO ] Flatten gal took : 149 ms
[2024-05-22 04:00:31] [INFO ] Flatten gal took : 161 ms
[2024-05-22 04:00:31] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2024-05-22 04:00:31] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1600 places, 12324 transitions and 24648 arcs took 43 ms.
Total runtime 98420 ms.
There are residual formulas that ITS could not solve within timeout
----------------------------------------------------------------------
GreatSPN-meddly tool, MCC 2023
----------------------------------------------------------------------

Running Diffusion2D-PT-D40N050

IS_COLORED=
IS_NUPN=

LOADING PETRI NET FILE /home/mcc/execution/414/model.pnml (PNML) ...
PNML VERSION 2009, P/T NET.
COLOR CLASSES: 0
CONSTANTS: 0
PLACES: 1600
TRANSITIONS: 12324
COLOR VARS: 0
MEASURES: 0
LOADING TIME: [User 0.130s, Sys 0.016s]


SAVING FILE /home/mcc/execution/414/model (.net / .def) ...
EXPORT TIME: [User 0.032s, Sys 0.000s]


----------------------------------------------------------------------
GreatSPN/Meddly.
Copyright (C) 1987-2022, University of Torino, Italy.
website: https://github.com/greatspn/SOURCES

Based on MEDDLY version 0.16.0
Copyright (C) 2009, Iowa State University Research Foundation, Inc.
website: http://meddly.sourceforge.net

Process ID: 566
MODEL NAME: /home/mcc/execution/414/model
1600 places, 12324 transitions.

Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Creating all event NSFs..
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Split: SplitSubtract
Start RS construction.
Building monolithic NSF...
EXITCODE: 80
----------------------------------------------------------------------

BK_STOP 1716351274869

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202405141337.jar
+ VERSION=202405141337
+ echo 'Running Version 202405141337'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
MEDDLY ERROR: Insufficient memory

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Diffusion2D-PT-D40N050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="greatspnxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool greatspnxred"
echo " Input is Diffusion2D-PT-D40N050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r135-tall-171631130800306"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Diffusion2D-PT-D40N050.tgz
mv Diffusion2D-PT-D40N050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;