fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r131-smll-171624288500165
Last Updated
July 7, 2024

About the Execution of 2023-gold for DLCround-PT-12a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
433.407 15574.00 23958.00 493.70 TTTTTFFFTTFFTTTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r131-smll-171624288500165.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is DLCround-PT-12a, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r131-smll-171624288500165
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 8.3K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 94K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.1K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Apr 13 18:35 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 173K Apr 13 18:35 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Apr 13 17:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Apr 13 17:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 871K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-00
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-01
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-02
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-03
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-04
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-05
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-06
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-07
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-08
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-09
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-10
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-11
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-12
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-13
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-14
FORMULA_NAME DLCround-PT-12a-ReachabilityFireability-2024-15

=== Now, execution of the tool begins

BK_START 1716398572828

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-12a
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-22 17:22:55] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2024-05-22 17:22:55] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-22 17:22:55] [INFO ] Load time of PNML (sax parser for PT used): 310 ms
[2024-05-22 17:22:55] [INFO ] Transformed 419 places.
[2024-05-22 17:22:55] [INFO ] Transformed 3407 transitions.
[2024-05-22 17:22:55] [INFO ] Found NUPN structural information;
[2024-05-22 17:22:55] [INFO ] Parsed PT model containing 419 places and 3407 transitions and 13330 arcs in 434 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 25 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 1 formulas.
Ensure Unique test removed 315 transitions
Reduce redundant transitions removed 315 transitions.
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 629 ms. (steps per millisecond=15 ) properties (out of 15) seen :13
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-09 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-06 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 130 ms. (steps per millisecond=76 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 92 ms. (steps per millisecond=108 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2024-05-22 17:22:56] [INFO ] Flow matrix only has 250 transitions (discarded 2842 similar events)
// Phase 1: matrix 250 rows 419 cols
[2024-05-22 17:22:56] [INFO ] Computed 277 invariants in 18 ms
[2024-05-22 17:22:57] [INFO ] After 414ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2024-05-22 17:22:57] [INFO ] [Nat]Absence check using 277 positive place invariants in 101 ms returned sat
[2024-05-22 17:22:57] [INFO ] After 278ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :1
[2024-05-22 17:22:57] [INFO ] State equation strengthened by 87 read => feed constraints.
[2024-05-22 17:22:58] [INFO ] After 101ms SMT Verify possible using 87 Read/Feed constraints in natural domain returned unsat :1 sat :1
[2024-05-22 17:22:58] [INFO ] After 217ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 79 ms.
[2024-05-22 17:22:58] [INFO ] After 970ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-10 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 17 ms.
Support contains 42 out of 419 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 419/419 places, 3092/3092 transitions.
Graph (trivial) has 169 edges and 419 vertex of which 30 / 419 are part of one of the 9 SCC in 5 ms
Free SCC test removed 21 places
Drop transitions removed 1591 transitions
Reduce isomorphic transitions removed 1591 transitions.
Graph (complete) has 1745 edges and 398 vertex of which 366 are kept as prefixes of interest. Removing 32 places using SCC suffix rule.6 ms
Discarding 32 places :
Also discarding 46 output transitions
Drop transitions removed 46 transitions
Drop transitions removed 136 transitions
Reduce isomorphic transitions removed 136 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 138 rules applied. Total rules applied 140 place count 366 transition count 1317
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 3 rules applied. Total rules applied 143 place count 364 transition count 1316
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 144 place count 363 transition count 1316
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 144 place count 363 transition count 1315
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 146 place count 362 transition count 1315
Discarding 110 places :
Symmetric choice reduction at 3 with 110 rule applications. Total rules 256 place count 252 transition count 1061
Iterating global reduction 3 with 110 rules applied. Total rules applied 366 place count 252 transition count 1061
Ensure Unique test removed 40 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 3 with 40 rules applied. Total rules applied 406 place count 252 transition count 1021
Performed 12 Post agglomeration using F-continuation condition.Transition count delta: 12
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 4 with 24 rules applied. Total rules applied 430 place count 240 transition count 1009
Drop transitions removed 241 transitions
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 254 transitions.
Graph (complete) has 793 edges and 240 vertex of which 235 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 0 output transitions
Iterating post reduction 4 with 255 rules applied. Total rules applied 685 place count 235 transition count 755
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 2 Pre rules applied. Total rules applied 685 place count 235 transition count 753
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 4 rules applied. Total rules applied 689 place count 233 transition count 753
Drop transitions removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 5 with 26 rules applied. Total rules applied 715 place count 233 transition count 727
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 715 place count 233 transition count 726
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 717 place count 232 transition count 726
Discarding 52 places :
Symmetric choice reduction at 6 with 52 rule applications. Total rules 769 place count 180 transition count 550
Iterating global reduction 6 with 52 rules applied. Total rules applied 821 place count 180 transition count 550
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 823 place count 179 transition count 549
Drop transitions removed 178 transitions
Redundant transition composition rules discarded 178 transitions
Iterating global reduction 6 with 178 rules applied. Total rules applied 1001 place count 179 transition count 371
Reduce places removed 5 places and 0 transitions.
Iterating post reduction 6 with 5 rules applied. Total rules applied 1006 place count 174 transition count 371
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 1006 place count 174 transition count 370
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 1008 place count 173 transition count 370
Discarding 47 places :
Symmetric choice reduction at 7 with 47 rule applications. Total rules 1055 place count 126 transition count 250
Iterating global reduction 7 with 47 rules applied. Total rules applied 1102 place count 126 transition count 250
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 7 with 6 rules applied. Total rules applied 1108 place count 123 transition count 247
Drop transitions removed 13 transitions
Redundant transition composition rules discarded 13 transitions
Iterating global reduction 7 with 13 rules applied. Total rules applied 1121 place count 123 transition count 234
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 1122 place count 122 transition count 234
Discarding 7 places :
Symmetric choice reduction at 8 with 7 rule applications. Total rules 1129 place count 115 transition count 215
Iterating global reduction 8 with 7 rules applied. Total rules applied 1136 place count 115 transition count 215
Free-agglomeration rule applied 13 times with reduction of 8 identical transitions.
Iterating global reduction 8 with 13 rules applied. Total rules applied 1149 place count 115 transition count 194
Reduce places removed 13 places and 0 transitions.
Drop transitions removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 8 with 34 rules applied. Total rules applied 1183 place count 102 transition count 173
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 9 with 8 rules applied. Total rules applied 1191 place count 102 transition count 165
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 9 with 1 rules applied. Total rules applied 1192 place count 102 transition count 165
Applied a total of 1192 rules in 275 ms. Remains 102 /419 variables (removed 317) and now considering 165/3092 (removed 2927) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 276 ms. Remains : 102/419 places, 165/3092 transitions.
Finished random walk after 4221 steps, including 1 resets, run visited all 1 properties in 23 ms. (steps per millisecond=183 )
FORMULA DLCround-PT-12a-ReachabilityFireability-2024-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 3315 ms.
starting LoLA
BK_INPUT DLCround-PT-12a
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityFireability

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-12a-ReachabilityFireability-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1716398588402

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 49 (type SKEL/FNDP) for 12 DLCround-PT-12a-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type SKEL/EQUN) for 12 DLCround-PT-12a-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SKEL/SRCH) for 12 DLCround-PT-12a-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 12 DLCround-PT-12a-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 52 (type SKEL/SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-04
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-04 (obsolete)
lola: CANCELED task # 50 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-04 (obsolete)
lola: CANCELED task # 53 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-04 (obsolete)
lola: FINISHED task # 49 (type SKEL/FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-04
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-50.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 50 (type SKEL/EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 30 DLCround-PT-12a-ReachabilityFireability-2024-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 56 (type SKEL/FNDP) for 3 DLCround-PT-12a-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SKEL/EQUN) for 3 DLCround-PT-12a-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type SKEL/SRCH) for 3 DLCround-PT-12a-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 31 (type CNST) for DLCround-PT-12a-ReachabilityFireability-2024-10
lola: result : false
lola: LAUNCH task # 60 (type SKEL/SRCH) for 3 DLCround-PT-12a-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-01
lola: result : true
lola: markings : 16
lola: fired transitions : 55
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 56 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-01 (obsolete)
lola: CANCELED task # 57 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-01 (obsolete)
lola: CANCELED task # 59 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-01 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-57.sara.
lola: FINISHED task # 56 (type SKEL/FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-01
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 57 (type SKEL/EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-01
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type SKEL/FNDP) for 0 DLCround-PT-12a-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/EQUN) for 0 DLCround-PT-12a-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/SRCH) for 0 DLCround-PT-12a-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/SRCH) for 0 DLCround-PT-12a-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-00
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 63 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-00 (obsolete)
lola: CANCELED task # 64 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-00 (obsolete)
lola: CANCELED task # 67 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-64.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 64 (type SKEL/EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-00
lola: result : true
lola: FINISHED task # 63 (type SKEL/FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-00
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 73 (type EXCL) for 0 DLCround-PT-12a-ReachabilityFireability-2024-00
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 69 (type FNDP) for 0 DLCround-PT-12a-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type EQUN) for 0 DLCround-PT-12a-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SRCH) for 0 DLCround-PT-12a-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 72 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-00
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 69 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-00 (obsolete)
lola: CANCELED task # 70 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-00 (obsolete)
lola: CANCELED task # 73 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-00 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 79 (type EXCL) for 6 DLCround-PT-12a-ReachabilityFireability-2024-02
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 75 (type FNDP) for 6 DLCround-PT-12a-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 6 DLCround-PT-12a-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SRCH) for 6 DLCround-PT-12a-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-00
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-70.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711

lola: FINISHED task # 70 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-00
lola: result : true
lola: FINISHED task # 75 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-02
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 76 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-02 (obsolete)
lola: CANCELED task # 78 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-02 (obsolete)
lola: CANCELED task # 79 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-02 (obsolete)
lola: LAUNCH task # 85 (type EXCL) for 3 DLCround-PT-12a-ReachabilityFireability-2024-01
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type FNDP) for 3 DLCround-PT-12a-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 3 DLCround-PT-12a-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SRCH) for 3 DLCround-PT-12a-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 81 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-01
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 82 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-01 (obsolete)
lola: CANCELED task # 84 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-01 (obsolete)
lola: CANCELED task # 85 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-01 (obsolete)
lola: FINISHED task # 85 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-01
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 1.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-82.sara.
sara: place or transition ordering is non-deterministic

sara: try reading problem file /home/mcc/execution/ReachabilityFireability-76.sara.
lola: FINISHED task # 82 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-01
lola: result : true
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 91 (type EXCL) for 9 DLCround-PT-12a-ReachabilityFireability-2024-03
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 99 (type FNDP) for 42 DLCround-PT-12a-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type EQUN) for 42 DLCround-PT-12a-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type SRCH) for 42 DLCround-PT-12a-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 102 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-14
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 99 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-14 (obsolete)
lola: CANCELED task # 100 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-14 (obsolete)
lola: LAUNCH task # 93 (type FNDP) for 27 DLCround-PT-12a-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 27 DLCround-PT-12a-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SRCH) for 27 DLCround-PT-12a-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 91 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-03
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 97 (type EXCL) for 27 DLCround-PT-12a-ReachabilityFireability-2024-09
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 99 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-14
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-100.sara.
sara: place or transition ordering is non-deterministic

sara: place or transition ordering is non-deterministic
lola: FINISHED task # 94 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-09
lola: result : unknown
lola: LAUNCH task # 98 (type SRCH) for 27 DLCround-PT-12a-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 97 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-09
lola: result : true
lola: markings : 14
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 93 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-09 (obsolete)
lola: CANCELED task # 96 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-09 (obsolete)
lola: CANCELED task # 98 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-09 (obsolete)
lola: FINISHED task # 100 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-14
lola: result : true
lola: FINISHED task # 98 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 93 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-09
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 119 (type EXCL) for 12 DLCround-PT-12a-ReachabilityFireability-2024-04
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 112 (type FNDP) for 12 DLCround-PT-12a-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 113 (type EQUN) for 12 DLCround-PT-12a-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 118 (type SRCH) for 12 DLCround-PT-12a-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 119 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-04
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 112 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-04 (obsolete)
lola: CANCELED task # 113 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-04 (obsolete)
lola: CANCELED task # 118 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-04 (obsolete)
lola: LAUNCH task # 121 (type EXCL) for 45 DLCround-PT-12a-ReachabilityFireability-2024-15
lola: time limit : 718 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 109 (type FNDP) for 36 DLCround-PT-12a-ReachabilityFireability-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 110 (type EQUN) for 36 DLCround-PT-12a-ReachabilityFireability-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type SRCH) for 36 DLCround-PT-12a-ReachabilityFireability-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 118 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-04
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 112 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-04
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-113.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 109 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-12
lola: result : true
lola: fired transitions : 4
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 110 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-12 (obsolete)
lola: CANCELED task # 126 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-12 (obsolete)
lola: LAUNCH task # 115 (type FNDP) for 24 DLCround-PT-12a-ReachabilityFireability-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type EQUN) for 24 DLCround-PT-12a-ReachabilityFireability-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 145 (type SRCH) for 24 DLCround-PT-12a-ReachabilityFireability-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 121 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-15
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 154 (type EXCL) for 15 DLCround-PT-12a-ReachabilityFireability-2024-05
lola: time limit : 513 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 154 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-05
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 141 (type EXCL) for 21 DLCround-PT-12a-ReachabilityFireability-2024-07
lola: time limit : 598 sec
lola: memory limit: 32 pages
lola: FINISHED task # 145 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-08
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 115 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-08 (obsolete)
lola: CANCELED task # 116 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-08 (obsolete)
lola: LAUNCH task # 124 (type FNDP) for 33 DLCround-PT-12a-ReachabilityFireability-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type EQUN) for 33 DLCround-PT-12a-ReachabilityFireability-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 143 (type SRCH) for 33 DLCround-PT-12a-ReachabilityFireability-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: FINISHED task # 115 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-08
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:787

lola: FINISHED task # 124 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-11
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 130 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-11 (obsolete)
lola: CANCELED task # 143 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-11 (obsolete)
lola: LAUNCH task # 142 (type FNDP) for 18 DLCround-PT-12a-ReachabilityFireability-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 149 (type EQUN) for 18 DLCround-PT-12a-ReachabilityFireability-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 151 (type SRCH) for 18 DLCround-PT-12a-ReachabilityFireability-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 113 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 151 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-06
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 142 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-06 (obsolete)
lola: CANCELED task # 149 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-06 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-116.sara.
lola: LAUNCH task # 158 (type FNDP) for 39 DLCround-PT-12a-ReachabilityFireability-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 159 (type EQUN) for 39 DLCround-PT-12a-ReachabilityFireability-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 161 (type SRCH) for 39 DLCround-PT-12a-ReachabilityFireability-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 116 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-08
lola: result : true
lola: FINISHED task # 161 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-13
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-110.sara.
lola: CANCELED task # 158 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-13 (obsolete)
lola: CANCELED task # 159 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-13 (obsolete)
lola: LAUNCH task # 132 (type FNDP) for 21 DLCround-PT-12a-ReachabilityFireability-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 138 (type EQUN) for 21 DLCround-PT-12a-ReachabilityFireability-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 140 (type SRCH) for 21 DLCround-PT-12a-ReachabilityFireability-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 158 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-13
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 140 (type SRCH) for DLCround-PT-12a-ReachabilityFireability-2024-07
lola: result : true
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 132 (type FNDP) for DLCround-PT-12a-ReachabilityFireability-2024-07 (obsolete)
lola: CANCELED task # 138 (type EQUN) for DLCround-PT-12a-ReachabilityFireability-2024-07 (obsolete)
lola: CANCELED task # 141 (type EXCL) for DLCround-PT-12a-ReachabilityFireability-2024-07 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-12a-ReachabilityFireability-2024-00: EF true tandem / insertion
DLCround-PT-12a-ReachabilityFireability-2024-01: EF true findpath
DLCround-PT-12a-ReachabilityFireability-2024-02: EF true findpath
DLCround-PT-12a-ReachabilityFireability-2024-03: EF true tandem / relaxed
DLCround-PT-12a-ReachabilityFireability-2024-04: EF true tandem / relaxed
DLCround-PT-12a-ReachabilityFireability-2024-05: AG false tandem / relaxed
DLCround-PT-12a-ReachabilityFireability-2024-06: AG false tandem / insertion
DLCround-PT-12a-ReachabilityFireability-2024-07: AG false tandem / insertion
DLCround-PT-12a-ReachabilityFireability-2024-08: EF true tandem / insertion
DLCround-PT-12a-ReachabilityFireability-2024-09: EF true tandem / relaxed
DLCround-PT-12a-ReachabilityFireability-2024-10: INITIAL false preprocessing
DLCround-PT-12a-ReachabilityFireability-2024-11: AG false findpath
DLCround-PT-12a-ReachabilityFireability-2024-12: EF true findpath
DLCround-PT-12a-ReachabilityFireability-2024-13: EF true tandem / insertion
DLCround-PT-12a-ReachabilityFireability-2024-14: EF true tandem / insertion
DLCround-PT-12a-ReachabilityFireability-2024-15: AG false tandem / relaxed


Time elapsed: 9 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-12a"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is DLCround-PT-12a, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r131-smll-171624288500165"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-12a.tgz
mv DLCround-PT-12a execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;