Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r131-smll-171624288400150.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is DLCround-PT-10b, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r131-smll-171624288400150
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:16 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K May 19 18:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.5K Apr 13 12:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Apr 13 12:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Apr 13 12:17 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K Apr 13 12:17 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.5M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-00
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-01
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-02
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-03
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-04
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-05
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-06
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-07
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-08
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-09
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-10
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-11
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-12
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-13
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-14
FORMULA_NAME DLCround-PT-10b-ReachabilityFireability-2024-15

=== Now, execution of the tool begins

BK_START 1716397939169

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-10b
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-22 17:12:21] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2024-05-22 17:12:21] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-22 17:12:22] [INFO ] Load time of PNML (sax parser for PT used): 420 ms
[2024-05-22 17:12:22] [INFO ] Transformed 3924 places.
[2024-05-22 17:12:22] [INFO ] Transformed 6192 transitions.
[2024-05-22 17:12:22] [INFO ] Found NUPN structural information;
[2024-05-22 17:12:22] [INFO ] Parsed PT model containing 3924 places and 6192 transitions and 17304 arcs in 640 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 17 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10000 steps, including 2 resets, run finished after 798 ms. (steps per millisecond=12 ) properties (out of 16) seen :10
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 92 ms. (steps per millisecond=108 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 6192 rows 3924 cols
[2024-05-22 17:12:23] [INFO ] Computed 213 invariants in 65 ms
[2024-05-22 17:12:25] [INFO ] After 1893ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2024-05-22 17:12:27] [INFO ] [Nat]Absence check using 213 positive place invariants in 266 ms returned sat
[2024-05-22 17:12:33] [INFO ] After 5326ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :6
[2024-05-22 17:12:35] [INFO ] Deduced a trap composed of 270 places in 1462 ms of which 8 ms to minimize.
[2024-05-22 17:12:35] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 2065 ms
[2024-05-22 17:12:38] [INFO ] After 10522ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :6
Attempting to minimize the solution found.
Minimization took 1766 ms.
[2024-05-22 17:12:40] [INFO ] After 14428ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :6
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-11 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-02 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-07 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 3 properties in 636 ms.
Support contains 70 out of 3924 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 3924/3924 places, 6192/6192 transitions.
Graph (trivial) has 3475 edges and 3924 vertex of which 552 / 3924 are part of one of the 50 SCC in 37 ms
Free SCC test removed 502 places
Drop transitions removed 567 transitions
Reduce isomorphic transitions removed 567 transitions.
Drop transitions removed 1417 transitions
Trivial Post-agglo rules discarded 1417 transitions
Performed 1417 trivial Post agglomeration. Transition count delta: 1417
Iterating post reduction 0 with 1417 rules applied. Total rules applied 1418 place count 3422 transition count 4208
Reduce places removed 1417 places and 0 transitions.
Ensure Unique test removed 36 transitions
Reduce isomorphic transitions removed 36 transitions.
Drop transitions removed 31 transitions
Trivial Post-agglo rules discarded 31 transitions
Performed 31 trivial Post agglomeration. Transition count delta: 31
Iterating post reduction 1 with 1484 rules applied. Total rules applied 2902 place count 2005 transition count 4141
Reduce places removed 31 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 35 rules applied. Total rules applied 2937 place count 1974 transition count 4137
Reduce places removed 2 places and 0 transitions.
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Iterating post reduction 3 with 25 rules applied. Total rules applied 2962 place count 1972 transition count 4114
Reduce places removed 23 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 4 with 25 rules applied. Total rules applied 2987 place count 1949 transition count 4112
Performed 43 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 43 Pre rules applied. Total rules applied 2987 place count 1949 transition count 4069
Deduced a syphon composed of 43 places in 45 ms
Reduce places removed 43 places and 0 transitions.
Iterating global reduction 5 with 86 rules applied. Total rules applied 3073 place count 1906 transition count 4069
Discarding 515 places :
Symmetric choice reduction at 5 with 515 rule applications. Total rules 3588 place count 1391 transition count 3554
Iterating global reduction 5 with 515 rules applied. Total rules applied 4103 place count 1391 transition count 3554
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 5 with 8 rules applied. Total rules applied 4111 place count 1391 transition count 3546
Reduce places removed 2 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 3 rules applied. Total rules applied 4114 place count 1389 transition count 3545
Performed 216 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 216 Pre rules applied. Total rules applied 4114 place count 1389 transition count 3329
Deduced a syphon composed of 216 places in 25 ms
Reduce places removed 216 places and 0 transitions.
Iterating global reduction 7 with 432 rules applied. Total rules applied 4546 place count 1173 transition count 3329
Discarding 57 places :
Symmetric choice reduction at 7 with 57 rule applications. Total rules 4603 place count 1116 transition count 2575
Iterating global reduction 7 with 57 rules applied. Total rules applied 4660 place count 1116 transition count 2575
Ensure Unique test removed 14 transitions
Reduce isomorphic transitions removed 14 transitions.
Iterating post reduction 7 with 14 rules applied. Total rules applied 4674 place count 1116 transition count 2561
Performed 288 Post agglomeration using F-continuation condition with reduction of 9 identical transitions.
Deduced a syphon composed of 288 places in 1 ms
Reduce places removed 288 places and 0 transitions.
Iterating global reduction 8 with 576 rules applied. Total rules applied 5250 place count 828 transition count 2264
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 8 with 4 rules applied. Total rules applied 5254 place count 828 transition count 2260
Discarding 5 places :
Symmetric choice reduction at 9 with 5 rule applications. Total rules 5259 place count 823 transition count 2190
Iterating global reduction 9 with 5 rules applied. Total rules applied 5264 place count 823 transition count 2190
Performed 53 Post agglomeration using F-continuation condition.Transition count delta: -592
Deduced a syphon composed of 53 places in 3 ms
Reduce places removed 53 places and 0 transitions.
Iterating global reduction 9 with 106 rules applied. Total rules applied 5370 place count 770 transition count 2782
Drop transitions removed 39 transitions
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 41 transitions.
Iterating post reduction 9 with 41 rules applied. Total rules applied 5411 place count 770 transition count 2741
Discarding 17 places :
Symmetric choice reduction at 10 with 17 rule applications. Total rules 5428 place count 753 transition count 2266
Iterating global reduction 10 with 17 rules applied. Total rules applied 5445 place count 753 transition count 2266
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 10 with 9 rules applied. Total rules applied 5454 place count 753 transition count 2257
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -30
Deduced a syphon composed of 3 places in 2 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 11 with 6 rules applied. Total rules applied 5460 place count 750 transition count 2287
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 11 with 2 rules applied. Total rules applied 5462 place count 750 transition count 2285
Drop transitions removed 207 transitions
Redundant transition composition rules discarded 207 transitions
Iterating global reduction 12 with 207 rules applied. Total rules applied 5669 place count 750 transition count 2078
Discarding 7 places :
Symmetric choice reduction at 12 with 7 rule applications. Total rules 5676 place count 743 transition count 1974
Iterating global reduction 12 with 7 rules applied. Total rules applied 5683 place count 743 transition count 1974
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 12 with 8 rules applied. Total rules applied 5691 place count 743 transition count 1966
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -9
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 13 with 2 rules applied. Total rules applied 5693 place count 742 transition count 1975
Free-agglomeration rule applied 381 times with reduction of 134 identical transitions.
Iterating global reduction 13 with 381 rules applied. Total rules applied 6074 place count 742 transition count 1460
Reduce places removed 381 places and 0 transitions.
Drop transitions removed 444 transitions
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 454 transitions.
Graph (complete) has 1202 edges and 361 vertex of which 350 are kept as prefixes of interest. Removing 11 places using SCC suffix rule.2 ms
Discarding 11 places :
Also discarding 0 output transitions
Iterating post reduction 13 with 836 rules applied. Total rules applied 6910 place count 350 transition count 1006
Discarding 43 places :
Symmetric choice reduction at 14 with 43 rule applications. Total rules 6953 place count 307 transition count 902
Iterating global reduction 14 with 43 rules applied. Total rules applied 6996 place count 307 transition count 902
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 14 with 2 rules applied. Total rules applied 6998 place count 306 transition count 901
Drop transitions removed 77 transitions
Redundant transition composition rules discarded 77 transitions
Iterating global reduction 14 with 77 rules applied. Total rules applied 7075 place count 306 transition count 824
Reduce places removed 2 places and 0 transitions.
Graph (complete) has 1020 edges and 304 vertex of which 302 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.1 ms
Discarding 2 places :
Also discarding 0 output transitions
Iterating post reduction 14 with 3 rules applied. Total rules applied 7078 place count 302 transition count 824
Drop transitions removed 2 transitions
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 15 with 10 rules applied. Total rules applied 7088 place count 302 transition count 814
Discarding 15 places :
Symmetric choice reduction at 16 with 15 rule applications. Total rules 7103 place count 287 transition count 771
Iterating global reduction 16 with 15 rules applied. Total rules applied 7118 place count 287 transition count 771
Free-agglomeration rule applied 1 times.
Iterating global reduction 16 with 1 rules applied. Total rules applied 7119 place count 287 transition count 770
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 16 with 1 rules applied. Total rules applied 7120 place count 286 transition count 770
Partial Free-agglomeration rule applied 5 times.
Drop transitions removed 5 transitions
Iterating global reduction 17 with 5 rules applied. Total rules applied 7125 place count 286 transition count 770
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 17 with 1 rules applied. Total rules applied 7126 place count 286 transition count 769
Applied a total of 7126 rules in 1705 ms. Remains 286 /3924 variables (removed 3638) and now considering 769/6192 (removed 5423) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1706 ms. Remains : 286/3924 places, 769/6192 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 105 ms. (steps per millisecond=95 ) properties (out of 3) seen :2
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-03 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Finished Best-First random walk after 697 steps, including 0 resets, run visited all 1 properties in 3 ms. (steps per millisecond=232 )
FORMULA DLCround-PT-10b-ReachabilityFireability-2024-14 TRUE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 21121 ms.
starting LoLA
BK_INPUT DLCround-PT-10b
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityFireability

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-10b-ReachabilityFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1716398031462

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
DLCround-PT-10b-ReachabilityFireability-2024-00: EF 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-01: AG 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-02: EF 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-03: AG 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-04: EF 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-05: AG 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-06: EF 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-07: EF 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-08: AG 0 0 0 0 1 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-09: AG 0 0 0 0 0 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-10: EF 0 0 0 0 0 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-11: AG 0 0 0 0 0 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-12: EF 0 0 0 0 0 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-13: AG 0 0 0 0 0 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-14: EF 0 0 0 0 0 0 0 0
DLCround-PT-10b-ReachabilityFireability-2024-15: EF 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 72 (type EXCL) for 45 DLCround-PT-10b-ReachabilityFireability-2024-15
lola: time limit : 196 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 74 (type FNDP) for 6 DLCround-PT-10b-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type EQUN) for 6 DLCround-PT-10b-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SRCH) for 6 DLCround-PT-10b-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 77 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-02
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 72 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-15
lola: result : true
lola: markings : 6
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 74 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-02 (obsolete)
lola: CANCELED task # 75 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 74 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-02
lola: result : unknown
lola: fired transitions : 1
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 86 (type EXCL) for 0 DLCround-PT-10b-ReachabilityFireability-2024-00
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 30 DLCround-PT-10b-ReachabilityFireability-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type EQUN) for 30 DLCround-PT-10b-ReachabilityFireability-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type FNDP) for 21 DLCround-PT-10b-ReachabilityFireability-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 86 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-00
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 88 (type EXCL) for 21 DLCround-PT-10b-ReachabilityFireability-2024-07
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: FINISHED task # 57 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-07
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 55 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-10
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 56 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-10 (obsolete)
lola: CANCELED task # 88 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-07 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 96 (type EXCL) for 33 DLCround-PT-10b-ReachabilityFireability-2024-11
lola: time limit : 235 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 49 (type FNDP) for 15 DLCround-PT-10b-ReachabilityFireability-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type EQUN) for 15 DLCround-PT-10b-ReachabilityFireability-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 98 (type SRCH) for 15 DLCround-PT-10b-ReachabilityFireability-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 88 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-07
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-75.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 98 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 49 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-05 (obsolete)
lola: CANCELED task # 51 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-05 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-56.sara.

lola: LAUNCH task # 60 (type FNDP) for 39 DLCround-PT-10b-ReachabilityFireability-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 39 DLCround-PT-10b-ReachabilityFireability-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type SRCH) for 39 DLCround-PT-10b-ReachabilityFireability-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 97 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 60 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-13 (obsolete)
lola: CANCELED task # 64 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-13 (obsolete)

lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 50 (type FNDP) for 12 DLCround-PT-10b-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type EQUN) for 12 DLCround-PT-10b-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 106 (type SRCH) for 12 DLCround-PT-10b-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 96 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-11
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 102 (type EXCL) for 24 DLCround-PT-10b-ReachabilityFireability-2024-08
lola: sara: try reading problem file /home/mcc/execution/ReachabilityFireability-51.sara.time limit : 353 sec

lola: memory limit: 32 pages
lola: FINISHED task # 49 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-05

lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 60 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 56 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-10
lola: result : true
lola: FINISHED task # 51 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-05
lola: result : true
lola: FINISHED task # 102 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-08
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-64.sara.

lola: LAUNCH task # 107 (type EXCL) for 12 DLCround-PT-10b-ReachabilityFireability-2024-04
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-02
lola: result : true
lola: FINISHED task # 64 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-13
lola: result : true
lola: FINISHED task # 106 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 50 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-04 (obsolete)
lola: CANCELED task # 52 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-04 (obsolete)
lola: CANCELED task # 107 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-04 (obsolete)
lola: FINISHED task # 50 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 52 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-04
lola: result : unknown
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 132 (type EXCL) for 9 DLCround-PT-10b-ReachabilityFireability-2024-03
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 113 (type FNDP) for 9 DLCround-PT-10b-ReachabilityFireability-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 114 (type EQUN) for 9 DLCround-PT-10b-ReachabilityFireability-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 131 (type SRCH) for 9 DLCround-PT-10b-ReachabilityFireability-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 113 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-03
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 114 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-03 (obsolete)
lola: CANCELED task # 131 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-03 (obsolete)
lola: CANCELED task # 132 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-03 (obsolete)
lola: LAUNCH task # 146 (type EXCL) for 3 DLCround-PT-10b-ReachabilityFireability-2024-01
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 116 (type FNDP) for 42 DLCround-PT-10b-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type EQUN) for 42 DLCround-PT-10b-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SRCH) for 42 DLCround-PT-10b-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 131 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-03
lola: result : true
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 119 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-14
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 116 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-14 (obsolete)
lola: CANCELED task # 117 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-14 (obsolete)
lola: LAUNCH task # 124 (type FNDP) for 36 DLCround-PT-10b-ReachabilityFireability-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type EQUN) for 36 DLCround-PT-10b-ReachabilityFireability-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SRCH) for 36 DLCround-PT-10b-ReachabilityFireability-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 116 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-14
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 134 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-12
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 124 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-12 (obsolete)
lola: CANCELED task # 125 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-12 (obsolete)
lola: LAUNCH task # 138 (type FNDP) for 18 DLCround-PT-10b-ReachabilityFireability-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type EQUN) for 18 DLCround-PT-10b-ReachabilityFireability-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 147 (type SRCH) for 18 DLCround-PT-10b-ReachabilityFireability-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 146 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-01
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 130 (type EXCL) for 27 DLCround-PT-10b-ReachabilityFireability-2024-09
lola: time limit : 1766 sec
lola: memory limit: 32 pages
lola: FINISHED task # 124 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-12
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 147 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-06
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 138 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-06 (obsolete)
lola: CANCELED task # 139 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-06 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-114.sara.
lola: LAUNCH task # 122 (type FNDP) for 27 DLCround-PT-10b-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type EQUN) for 27 DLCround-PT-10b-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type SRCH) for 27 DLCround-PT-10b-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 138 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-06
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 129 (type SRCH) for DLCround-PT-10b-ReachabilityFireability-2024-09
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 122 (type FNDP) for DLCround-PT-10b-ReachabilityFireability-2024-09 (obsolete)
lola: CANCELED task # 127 (type EQUN) for DLCround-PT-10b-ReachabilityFireability-2024-09 (obsolete)
lola: CANCELED task # 130 (type EXCL) for DLCround-PT-10b-ReachabilityFireability-2024-09 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-10b-ReachabilityFireability-2024-00: EF true tandem / relaxed
DLCround-PT-10b-ReachabilityFireability-2024-01: AG false tandem / relaxed
DLCround-PT-10b-ReachabilityFireability-2024-02: EF true tandem / insertion
DLCround-PT-10b-ReachabilityFireability-2024-03: AG false findpath
DLCround-PT-10b-ReachabilityFireability-2024-04: EF true tandem / insertion
DLCround-PT-10b-ReachabilityFireability-2024-05: AG false tandem / insertion
DLCround-PT-10b-ReachabilityFireability-2024-06: EF true tandem / insertion
DLCround-PT-10b-ReachabilityFireability-2024-07: EF true findpath
DLCround-PT-10b-ReachabilityFireability-2024-08: AG false tandem / relaxed
DLCround-PT-10b-ReachabilityFireability-2024-09: AG false tandem / insertion
DLCround-PT-10b-ReachabilityFireability-2024-10: EF true findpath
DLCround-PT-10b-ReachabilityFireability-2024-11: AG false tandem / relaxed
DLCround-PT-10b-ReachabilityFireability-2024-12: EF true tandem / insertion
DLCround-PT-10b-ReachabilityFireability-2024-13: AG false tandem / insertion
DLCround-PT-10b-ReachabilityFireability-2024-14: EF true tandem / insertion
DLCround-PT-10b-ReachabilityFireability-2024-15: EF true tandem / relaxed


Time elapsed: 68 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-10b"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is DLCround-PT-10b, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r131-smll-171624288400150"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-10b.tgz
mv DLCround-PT-10b execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;