fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r131-smll-171624288400120
Last Updated
July 7, 2024

About the Execution of 2023-gold for DLCround-PT-07b

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
779.392 49701.00 72960.00 556.00 TTTTTTFTTFTTTTTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r131-smll-171624288400120.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is DLCround-PT-07b, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r131-smll-171624288400120
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 13 12:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 154K Apr 13 12:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Apr 13 12:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Apr 13 12:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 963K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-00
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-01
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-02
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-03
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-04
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-05
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-06
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-07
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-08
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-09
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-10
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-11
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-12
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-13
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-14
FORMULA_NAME DLCround-PT-07b-ReachabilityFireability-2024-15

=== Now, execution of the tool begins

BK_START 1716395126385

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-07b
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-22 16:25:28] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityFireability, -timeout, 360, -rebuildPNML]
[2024-05-22 16:25:28] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-22 16:25:29] [INFO ] Load time of PNML (sax parser for PT used): 333 ms
[2024-05-22 16:25:29] [INFO ] Transformed 2703 places.
[2024-05-22 16:25:29] [INFO ] Transformed 4071 transitions.
[2024-05-22 16:25:29] [INFO ] Found NUPN structural information;
[2024-05-22 16:25:29] [INFO ] Parsed PT model containing 2703 places and 4071 transitions and 11073 arcs in 510 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityFireability.xml in 19 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10000 steps, including 2 resets, run finished after 701 ms. (steps per millisecond=14 ) properties (out of 16) seen :11
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-06 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-02 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 103 ms. (steps per millisecond=97 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
// Phase 1: matrix 4071 rows 2703 cols
[2024-05-22 16:25:30] [INFO ] Computed 132 invariants in 71 ms
[2024-05-22 16:25:32] [INFO ] [Real]Absence check using 132 positive place invariants in 175 ms returned sat
[2024-05-22 16:25:32] [INFO ] After 1692ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2024-05-22 16:25:33] [INFO ] [Nat]Absence check using 132 positive place invariants in 153 ms returned sat
[2024-05-22 16:25:37] [INFO ] After 3409ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2024-05-22 16:25:38] [INFO ] Deduced a trap composed of 180 places in 704 ms of which 9 ms to minimize.
[2024-05-22 16:25:38] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1072 ms
[2024-05-22 16:25:40] [INFO ] Deduced a trap composed of 107 places in 730 ms of which 2 ms to minimize.
[2024-05-22 16:25:41] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 1109 ms
[2024-05-22 16:25:41] [INFO ] After 7244ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 1247 ms.
[2024-05-22 16:25:42] [INFO ] After 9952ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-11 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 1 properties in 298 ms.
Support contains 115 out of 2703 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 2703/2703 places, 4071/4071 transitions.
Graph (trivial) has 2314 edges and 2703 vertex of which 298 / 2703 are part of one of the 30 SCC in 25 ms
Free SCC test removed 268 places
Drop transitions removed 305 transitions
Reduce isomorphic transitions removed 305 transitions.
Drop transitions removed 1009 transitions
Trivial Post-agglo rules discarded 1009 transitions
Performed 1009 trivial Post agglomeration. Transition count delta: 1009
Iterating post reduction 0 with 1009 rules applied. Total rules applied 1010 place count 2435 transition count 2757
Reduce places removed 1009 places and 0 transitions.
Ensure Unique test removed 25 transitions
Reduce isomorphic transitions removed 25 transitions.
Drop transitions removed 23 transitions
Trivial Post-agglo rules discarded 23 transitions
Performed 23 trivial Post agglomeration. Transition count delta: 23
Iterating post reduction 1 with 1057 rules applied. Total rules applied 2067 place count 1426 transition count 2709
Reduce places removed 23 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 2 with 27 rules applied. Total rules applied 2094 place count 1403 transition count 2705
Reduce places removed 2 places and 0 transitions.
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Iterating post reduction 3 with 33 rules applied. Total rules applied 2127 place count 1401 transition count 2674
Reduce places removed 31 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 4 with 33 rules applied. Total rules applied 2160 place count 1370 transition count 2672
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 2161 place count 1369 transition count 2672
Performed 41 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 41 Pre rules applied. Total rules applied 2161 place count 1369 transition count 2631
Deduced a syphon composed of 41 places in 11 ms
Reduce places removed 41 places and 0 transitions.
Iterating global reduction 6 with 82 rules applied. Total rules applied 2243 place count 1328 transition count 2631
Discarding 314 places :
Symmetric choice reduction at 6 with 314 rule applications. Total rules 2557 place count 1014 transition count 2317
Iterating global reduction 6 with 314 rules applied. Total rules applied 2871 place count 1014 transition count 2317
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 6 with 7 rules applied. Total rules applied 2878 place count 1014 transition count 2310
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 7 with 1 rules applied. Total rules applied 2879 place count 1013 transition count 2310
Performed 119 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 119 Pre rules applied. Total rules applied 2879 place count 1013 transition count 2191
Deduced a syphon composed of 119 places in 13 ms
Reduce places removed 119 places and 0 transitions.
Iterating global reduction 8 with 238 rules applied. Total rules applied 3117 place count 894 transition count 2191
Discarding 26 places :
Symmetric choice reduction at 8 with 26 rule applications. Total rules 3143 place count 868 transition count 1937
Iterating global reduction 8 with 26 rules applied. Total rules applied 3169 place count 868 transition count 1937
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 8 with 8 rules applied. Total rules applied 3177 place count 868 transition count 1929
Performed 222 Post agglomeration using F-continuation condition with reduction of 3 identical transitions.
Deduced a syphon composed of 222 places in 2 ms
Reduce places removed 222 places and 0 transitions.
Iterating global reduction 9 with 444 rules applied. Total rules applied 3621 place count 646 transition count 1704
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 9 with 2 rules applied. Total rules applied 3623 place count 646 transition count 1702
Discarding 7 places :
Symmetric choice reduction at 10 with 7 rule applications. Total rules 3630 place count 639 transition count 1625
Iterating global reduction 10 with 7 rules applied. Total rules applied 3637 place count 639 transition count 1625
Performed 55 Post agglomeration using F-continuation condition.Transition count delta: -507
Deduced a syphon composed of 55 places in 2 ms
Reduce places removed 55 places and 0 transitions.
Iterating global reduction 10 with 110 rules applied. Total rules applied 3747 place count 584 transition count 2132
Drop transitions removed 49 transitions
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 52 transitions.
Iterating post reduction 10 with 52 rules applied. Total rules applied 3799 place count 584 transition count 2080
Discarding 8 places :
Symmetric choice reduction at 11 with 8 rule applications. Total rules 3807 place count 576 transition count 1912
Iterating global reduction 11 with 8 rules applied. Total rules applied 3815 place count 576 transition count 1912
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 11 with 3 rules applied. Total rules applied 3818 place count 576 transition count 1909
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -31
Deduced a syphon composed of 3 places in 1 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 12 with 6 rules applied. Total rules applied 3824 place count 573 transition count 1940
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 12 with 4 rules applied. Total rules applied 3828 place count 573 transition count 1936
Drop transitions removed 104 transitions
Redundant transition composition rules discarded 104 transitions
Iterating global reduction 13 with 104 rules applied. Total rules applied 3932 place count 573 transition count 1832
Discarding 3 places :
Symmetric choice reduction at 13 with 3 rule applications. Total rules 3935 place count 570 transition count 1792
Iterating global reduction 13 with 3 rules applied. Total rules applied 3938 place count 570 transition count 1792
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 13 with 1 rules applied. Total rules applied 3939 place count 570 transition count 1791
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 14 with 2 rules applied. Total rules applied 3941 place count 570 transition count 1789
Free-agglomeration rule applied 202 times with reduction of 59 identical transitions.
Iterating global reduction 14 with 202 rules applied. Total rules applied 4143 place count 570 transition count 1528
Reduce places removed 202 places and 0 transitions.
Drop transitions removed 201 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 205 transitions.
Iterating post reduction 14 with 407 rules applied. Total rules applied 4550 place count 368 transition count 1323
Drop transitions removed 61 transitions
Redundant transition composition rules discarded 61 transitions
Iterating global reduction 15 with 61 rules applied. Total rules applied 4611 place count 368 transition count 1262
Discarding 1 places :
Symmetric choice reduction at 15 with 1 rule applications. Total rules 4612 place count 367 transition count 1258
Iterating global reduction 15 with 1 rules applied. Total rules applied 4613 place count 367 transition count 1258
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 15 with 1 rules applied. Total rules applied 4614 place count 367 transition count 1285
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Iterating post reduction 15 with 7 rules applied. Total rules applied 4621 place count 366 transition count 1279
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 16 with 12 rules applied. Total rules applied 4633 place count 366 transition count 1267
Partial Free-agglomeration rule applied 13 times.
Drop transitions removed 13 transitions
Iterating global reduction 16 with 13 rules applied. Total rules applied 4646 place count 366 transition count 1267
Partial Post-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 16 with 2 rules applied. Total rules applied 4648 place count 366 transition count 1267
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 16 with 8 rules applied. Total rules applied 4656 place count 366 transition count 1259
Discarding 7 places :
Symmetric choice reduction at 16 with 7 rule applications. Total rules 4663 place count 359 transition count 1223
Iterating global reduction 16 with 7 rules applied. Total rules applied 4670 place count 359 transition count 1223
Applied a total of 4670 rules in 1167 ms. Remains 359 /2703 variables (removed 2344) and now considering 1223/4071 (removed 2848) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1168 ms. Remains : 359/2703 places, 1223/4071 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 239 ms. (steps per millisecond=41 ) properties (out of 4) seen :1
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2024-05-22 16:25:44] [INFO ] Flow matrix only has 732 transitions (discarded 491 similar events)
// Phase 1: matrix 732 rows 359 cols
[2024-05-22 16:25:44] [INFO ] Computed 124 invariants in 8 ms
[2024-05-22 16:25:44] [INFO ] After 96ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2024-05-22 16:25:44] [INFO ] [Nat]Absence check using 124 positive place invariants in 39 ms returned sat
[2024-05-22 16:25:45] [INFO ] After 537ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2024-05-22 16:25:45] [INFO ] State equation strengthened by 143 read => feed constraints.
[2024-05-22 16:25:45] [INFO ] After 313ms SMT Verify possible using 143 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2024-05-22 16:25:45] [INFO ] After 638ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 267 ms.
[2024-05-22 16:25:46] [INFO ] After 1610ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 21 ms.
Support contains 113 out of 359 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 359/359 places, 1223/1223 transitions.
Graph (trivial) has 16 edges and 359 vertex of which 2 / 359 are part of one of the 1 SCC in 1 ms
Free SCC test removed 1 places
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 358 transition count 1220
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 3 place count 357 transition count 1220
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 5 place count 356 transition count 1219
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -17
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 7 place count 355 transition count 1236
Drop transitions removed 6 transitions
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 30 transitions.
Iterating post reduction 2 with 30 rules applied. Total rules applied 37 place count 355 transition count 1206
Applied a total of 37 rules in 58 ms. Remains 355 /359 variables (removed 4) and now considering 1206/1223 (removed 17) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 59 ms. Remains : 355/359 places, 1206/1223 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 224 ms. (steps per millisecond=44 ) properties (out of 3) seen :1
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 2) seen :1
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-09 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2024-05-22 16:25:46] [INFO ] Flow matrix only has 714 transitions (discarded 492 similar events)
// Phase 1: matrix 714 rows 355 cols
[2024-05-22 16:25:46] [INFO ] Computed 124 invariants in 7 ms
[2024-05-22 16:25:46] [INFO ] After 224ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2024-05-22 16:25:47] [INFO ] [Nat]Absence check using 124 positive place invariants in 52 ms returned sat
[2024-05-22 16:25:47] [INFO ] After 353ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2024-05-22 16:25:47] [INFO ] State equation strengthened by 142 read => feed constraints.
[2024-05-22 16:25:47] [INFO ] After 140ms SMT Verify possible using 142 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2024-05-22 16:25:47] [INFO ] After 269ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 108 ms.
[2024-05-22 16:25:47] [INFO ] After 921ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 3 ms.
Support contains 45 out of 355 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 355/355 places, 1206/1206 transitions.
Graph (trivial) has 143 edges and 355 vertex of which 20 / 355 are part of one of the 8 SCC in 1 ms
Free SCC test removed 12 places
Drop transitions removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Drop transitions removed 11 transitions
Trivial Post-agglo rules discarded 11 transitions
Performed 11 trivial Post agglomeration. Transition count delta: 11
Iterating post reduction 0 with 11 rules applied. Total rules applied 12 place count 343 transition count 1174
Reduce places removed 11 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 1 with 14 rules applied. Total rules applied 26 place count 332 transition count 1171
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 29 place count 329 transition count 1171
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 12 Pre rules applied. Total rules applied 29 place count 329 transition count 1159
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 3 with 24 rules applied. Total rules applied 53 place count 317 transition count 1159
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 55 place count 317 transition count 1157
Discarding 9 places :
Symmetric choice reduction at 4 with 9 rule applications. Total rules 64 place count 308 transition count 1113
Iterating global reduction 4 with 9 rules applied. Total rules applied 73 place count 308 transition count 1113
Ensure Unique test removed 21 transitions
Reduce isomorphic transitions removed 21 transitions.
Iterating post reduction 4 with 21 rules applied. Total rules applied 94 place count 308 transition count 1092
Performed 15 Post agglomeration using F-continuation condition with reduction of 1 identical transitions.
Deduced a syphon composed of 15 places in 0 ms
Reduce places removed 15 places and 0 transitions.
Iterating global reduction 5 with 30 rules applied. Total rules applied 124 place count 293 transition count 1076
Drop transitions removed 28 transitions
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 34 transitions.
Iterating post reduction 5 with 34 rules applied. Total rules applied 158 place count 293 transition count 1042
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 6 with 1 Pre rules applied. Total rules applied 158 place count 293 transition count 1041
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 160 place count 292 transition count 1041
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 6 with 2 rules applied. Total rules applied 162 place count 292 transition count 1039
Discarding 8 places :
Symmetric choice reduction at 7 with 8 rule applications. Total rules 170 place count 284 transition count 993
Iterating global reduction 7 with 8 rules applied. Total rules applied 178 place count 284 transition count 993
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: -45
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 7 with 14 rules applied. Total rules applied 192 place count 277 transition count 1038
Drop transitions removed 29 transitions
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 38 transitions.
Iterating post reduction 7 with 38 rules applied. Total rules applied 230 place count 277 transition count 1000
Drop transitions removed 55 transitions
Redundant transition composition rules discarded 55 transitions
Iterating global reduction 8 with 55 rules applied. Total rules applied 285 place count 277 transition count 945
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 8 with 1 Pre rules applied. Total rules applied 285 place count 277 transition count 944
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 8 with 2 rules applied. Total rules applied 287 place count 276 transition count 944
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 8 with 4 rules applied. Total rules applied 291 place count 276 transition count 940
Discarding 9 places :
Symmetric choice reduction at 9 with 9 rule applications. Total rules 300 place count 267 transition count 893
Iterating global reduction 9 with 9 rules applied. Total rules applied 309 place count 267 transition count 893
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 9 with 3 rules applied. Total rules applied 312 place count 267 transition count 890
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 10 with 1 Pre rules applied. Total rules applied 312 place count 267 transition count 889
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 10 with 2 rules applied. Total rules applied 314 place count 266 transition count 889
Drop transitions removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Graph (complete) has 1033 edges and 266 vertex of which 261 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.1 ms
Discarding 5 places :
Also discarding 0 output transitions
Iterating post reduction 10 with 8 rules applied. Total rules applied 322 place count 261 transition count 882
Drop transitions removed 4 transitions
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 11 with 20 rules applied. Total rules applied 342 place count 261 transition count 862
Discarding 1 places :
Symmetric choice reduction at 12 with 1 rule applications. Total rules 343 place count 260 transition count 851
Iterating global reduction 12 with 1 rules applied. Total rules applied 344 place count 260 transition count 851
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 12 with 1 rules applied. Total rules applied 345 place count 260 transition count 850
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -19
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 13 with 4 rules applied. Total rules applied 349 place count 258 transition count 869
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 13 with 2 rules applied. Total rules applied 351 place count 258 transition count 867
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 14 with 3 rules applied. Total rules applied 354 place count 258 transition count 864
Free-agglomeration rule applied 26 times with reduction of 4 identical transitions.
Iterating global reduction 14 with 26 rules applied. Total rules applied 380 place count 258 transition count 834
Reduce places removed 26 places and 0 transitions.
Drop transitions removed 100 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 101 transitions.
Graph (complete) has 828 edges and 232 vertex of which 220 are kept as prefixes of interest. Removing 12 places using SCC suffix rule.1 ms
Discarding 12 places :
Also discarding 0 output transitions
Iterating post reduction 14 with 128 rules applied. Total rules applied 508 place count 220 transition count 733
Drop transitions removed 6 transitions
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 15 with 26 rules applied. Total rules applied 534 place count 220 transition count 707
Discarding 16 places :
Symmetric choice reduction at 16 with 16 rule applications. Total rules 550 place count 204 transition count 652
Iterating global reduction 16 with 16 rules applied. Total rules applied 566 place count 204 transition count 652
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 16 with 7 rules applied. Total rules applied 573 place count 204 transition count 645
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -2
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 575 place count 203 transition count 647
Drop transitions removed 18 transitions
Redundant transition composition rules discarded 18 transitions
Iterating global reduction 17 with 18 rules applied. Total rules applied 593 place count 203 transition count 629
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: -10
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 17 with 2 rules applied. Total rules applied 595 place count 202 transition count 639
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 17 with 2 rules applied. Total rules applied 597 place count 202 transition count 639
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 17 with 1 rules applied. Total rules applied 598 place count 202 transition count 639
Applied a total of 598 rules in 240 ms. Remains 202 /355 variables (removed 153) and now considering 639/1206 (removed 567) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 240 ms. Remains : 202/355 places, 639/1206 transitions.
Finished random walk after 5451 steps, including 1 resets, run visited all 1 properties in 32 ms. (steps per millisecond=170 )
FORMULA DLCround-PT-07b-ReachabilityFireability-2024-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 19247 ms.
starting LoLA
BK_INPUT DLCround-PT-07b
BK_EXAMINATION: ReachabilityFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityFireability

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-07b-ReachabilityFireability-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1716395176086

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityFireability.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 61 (type EXCL) for 9 DLCround-PT-07b-ReachabilityFireability-2024-03
lola: time limit : 210 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 55 (type FNDP) for 9 DLCround-PT-07b-ReachabilityFireability-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type EQUN) for 9 DLCround-PT-07b-ReachabilityFireability-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 9 DLCround-PT-07b-ReachabilityFireability-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 60 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-2024-03
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 55 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-03 (obsolete)
lola: CANCELED task # 57 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-03 (obsolete)
lola: CANCELED task # 61 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-2024-03 (obsolete)
lola: LAUNCH task # 87 (type EXCL) for 33 DLCround-PT-07b-ReachabilityFireability-2024-11
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 72 (type FNDP) for 45 DLCround-PT-07b-ReachabilityFireability-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type EQUN) for 45 DLCround-PT-07b-ReachabilityFireability-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 45 DLCround-PT-07b-ReachabilityFireability-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 55 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-03
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 72 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 87 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-2024-11
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 57 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-03
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 75 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-2024-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-15 (obsolete)
lola: LAUNCH task # 100 (type EXCL) for 27 DLCround-PT-07b-ReachabilityFireability-2024-09
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 12 DLCround-PT-07b-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 12 DLCround-PT-07b-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SRCH) for 12 DLCround-PT-07b-ReachabilityFireability-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-2024-04
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-04 (obsolete)
lola: CANCELED task # 49 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-04 (obsolete)
lola: LAUNCH task # 78 (type FNDP) for 15 DLCround-PT-07b-ReachabilityFireability-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 79 (type FNDP) for 21 DLCround-PT-07b-ReachabilityFireability-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type FNDP) for 30 DLCround-PT-07b-ReachabilityFireability-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-05
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 80 (type FNDP) for 36 DLCround-PT-07b-ReachabilityFireability-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 48 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-73.sara.
sara: place or transition ordering is non-deterministic

sara: try reading problem file /home/mcc/execution/ReachabilityFireability-49.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 80 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0

lola: LAUNCH task # 53 (type FNDP) for 18 DLCround-PT-07b-ReachabilityFireability-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 79 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-07
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 88 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 49 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-04
lola: result : true
lola: LAUNCH task # 50 (type FNDP) for 39 DLCround-PT-07b-ReachabilityFireability-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type EQUN) for 39 DLCround-PT-07b-ReachabilityFireability-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 53 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-06
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-51.sara.

lola: LAUNCH task # 83 (type FNDP) for 24 DLCround-PT-07b-ReachabilityFireability-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 50 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-13
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 73 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-15
lola: result : true
lola: FINISHED task # 83 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-08
lola: result : true
lola: fired transitions : 12
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 51 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-13
lola: result : true
lola: LAUNCH task # 89 (type FNDP) for 27 DLCround-PT-07b-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 97 (type EQUN) for 27 DLCround-PT-07b-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type SRCH) for 27 DLCround-PT-07b-ReachabilityFireability-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 99 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-2024-09
lola: result : true
lola: markings : 23
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 89 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-09 (obsolete)
lola: CANCELED task # 97 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-09 (obsolete)
lola: CANCELED task # 100 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-2024-09 (obsolete)
lola: FINISHED task # 89 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-09
lola: result : true
lola: fired transitions : 21
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 127 (type EXCL) for 0 DLCround-PT-07b-ReachabilityFireability-2024-00
lola: time limit : 714 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 123 (type FNDP) for 0 DLCround-PT-07b-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 124 (type EQUN) for 0 DLCround-PT-07b-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 126 (type SRCH) for 0 DLCround-PT-07b-ReachabilityFireability-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 126 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-2024-00
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 123 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-00 (obsolete)
lola: CANCELED task # 124 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-00 (obsolete)
lola: CANCELED task # 127 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-2024-00 (obsolete)
lola: LAUNCH task # 138 (type EXCL) for 6 DLCround-PT-07b-ReachabilityFireability-2024-02
lola: time limit : 893 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 128 (type FNDP) for 42 DLCround-PT-07b-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 129 (type EQUN) for 42 DLCround-PT-07b-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 131 (type SRCH) for 42 DLCround-PT-07b-ReachabilityFireability-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 128 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-14
lola: result : true
lola: fired transitions : 30
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 129 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-14 (obsolete)
lola: CANCELED task # 131 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-2024-14 (obsolete)
lola: LAUNCH task # 134 (type FNDP) for 6 DLCround-PT-07b-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type EQUN) for 6 DLCround-PT-07b-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type SRCH) for 6 DLCround-PT-07b-ReachabilityFireability-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 134 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-02
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 135 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-02 (obsolete)
lola: CANCELED task # 137 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-2024-02 (obsolete)
lola: CANCELED task # 138 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-2024-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 123 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-00
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-124.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityFireability-135.sara.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 145 (type EXCL) for 3 DLCround-PT-07b-ReachabilityFireability-2024-01
lola: time limit : 3573 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 141 (type FNDP) for 3 DLCround-PT-07b-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 142 (type EQUN) for 3 DLCround-PT-07b-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type SRCH) for 3 DLCround-PT-07b-ReachabilityFireability-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 145 (type EXCL) for DLCround-PT-07b-ReachabilityFireability-2024-01
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 141 (type FNDP) for DLCround-PT-07b-ReachabilityFireability-2024-01 (obsolete)
lola: CANCELED task # 142 (type EQUN) for DLCround-PT-07b-ReachabilityFireability-2024-01 (obsolete)
lola: CANCELED task # 144 (type SRCH) for DLCround-PT-07b-ReachabilityFireability-2024-01 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-07b-ReachabilityFireability-2024-00: EF true tandem / insertion
DLCround-PT-07b-ReachabilityFireability-2024-01: EF true tandem / relaxed
DLCround-PT-07b-ReachabilityFireability-2024-02: EF true findpath
DLCround-PT-07b-ReachabilityFireability-2024-03: EF true tandem / insertion
DLCround-PT-07b-ReachabilityFireability-2024-04: EF true tandem / insertion
DLCround-PT-07b-ReachabilityFireability-2024-05: EF true findpath
DLCround-PT-07b-ReachabilityFireability-2024-06: AG false findpath
DLCround-PT-07b-ReachabilityFireability-2024-07: EF true findpath
DLCround-PT-07b-ReachabilityFireability-2024-08: EF true findpath
DLCround-PT-07b-ReachabilityFireability-2024-09: AG false tandem / insertion
DLCround-PT-07b-ReachabilityFireability-2024-10: EF true findpath
DLCround-PT-07b-ReachabilityFireability-2024-11: EF true tandem / relaxed
DLCround-PT-07b-ReachabilityFireability-2024-12: EF true findpath
DLCround-PT-07b-ReachabilityFireability-2024-13: EF true findpath
DLCround-PT-07b-ReachabilityFireability-2024-14: EF true findpath
DLCround-PT-07b-ReachabilityFireability-2024-15: AG false findpath


Time elapsed: 27 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-07b"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is DLCround-PT-07b, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r131-smll-171624288400120"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-07b.tgz
mv DLCround-PT-07b execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;