Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r131-smll-171624288300084.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is DLCround-PT-04a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r131-smll-171624288300084
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 680K
-rw-r--r-- 1 mcc users 7.5K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.8K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Apr 13 13:17 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 113K Apr 13 13:17 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 13 13:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Apr 13 13:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 200K May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-00
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-01
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-02
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-03
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-04
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-05
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-06
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-07
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-08
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-09
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-10
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-11
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-12
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-13
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-14
FORMULA_NAME DLCround-PT-04a-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1716390676362

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=DLCround-PT-04a
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-22 15:11:18] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-22 15:11:18] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-22 15:11:19] [INFO ] Load time of PNML (sax parser for PT used): 143 ms
[2024-05-22 15:11:19] [INFO ] Transformed 139 places.
[2024-05-22 15:11:19] [INFO ] Transformed 823 transitions.
[2024-05-22 15:11:19] [INFO ] Found NUPN structural information;
[2024-05-22 15:11:19] [INFO ] Parsed PT model containing 139 places and 823 transitions and 3074 arcs in 282 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 22 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 91 transitions
Reduce redundant transitions removed 91 transitions.
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 558 ms. (steps per millisecond=17 ) properties (out of 10) seen :3
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 79 ms. (steps per millisecond=126 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2024-05-22 15:11:20] [INFO ] Flow matrix only has 122 transitions (discarded 610 similar events)
// Phase 1: matrix 122 rows 139 cols
[2024-05-22 15:11:20] [INFO ] Computed 69 invariants in 9 ms
[2024-05-22 15:11:20] [INFO ] After 319ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2024-05-22 15:11:20] [INFO ] [Nat]Absence check using 69 positive place invariants in 30 ms returned sat
[2024-05-22 15:11:20] [INFO ] After 172ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :0
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-15 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-14 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-10 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-06 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-05 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-03 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 7 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 2 ms.
All properties solved without resorting to model-checking.
Total runtime 1998 ms.
starting LoLA
BK_INPUT DLCround-PT-04a
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA DLCround-PT-04a-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1716390683133

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 50 (type SKEL/FNDP) for 12 DLCround-PT-04a-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SKEL/EQUN) for 12 DLCround-PT-04a-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 12 DLCround-PT-04a-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/SRCH) for 12 DLCround-PT-04a-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 53 (type SKEL/SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-04
lola: result : false
lola: markings : 11
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 50 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 51 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 54 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-04 (obsolete)
lola: FINISHED task # 54 (type SKEL/SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-04
lola: result : false
lola: markings : 24
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 58 (type SKEL/FNDP) for 27 DLCround-PT-04a-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/EQUN) for 27 DLCround-PT-04a-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 61 (type SKEL/SRCH) for 27 DLCround-PT-04a-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SKEL/SRCH) for 27 DLCround-PT-04a-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type SKEL/SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-09
lola: result : false
lola: markings : 85
lola: fired transitions : 530
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-09 (obsolete)
lola: CANCELED task # 59 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-09 (obsolete)
lola: CANCELED task # 61 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-09 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-51.sara.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 65 (type SKEL/FNDP) for 33 DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-59.sara.

lola: LAUNCH task # 66 (type SKEL/EQUN) for 33 DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type SKEL/SRCH) for 33 DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type SKEL/SRCH) for 33 DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 65 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 66 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 69 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-11 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 65 (type SKEL/FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: result : true
lola: fired transitions : 5
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 51 (type SKEL/EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-04
lola: result : false
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-66.sara.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.

lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: FINISHED task # 59 (type SKEL/EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-09
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: planning for DLCround-PT-04a-ReachabilityCardinality-2024-09 stopped (result already fixed).
lola: planning for DLCround-PT-04a-ReachabilityCardinality-2024-04 stopped (result already fixed).
lola: FINISHED task # 66 (type SKEL/EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 76 (type EXCL) for 30 DLCround-PT-04a-ReachabilityCardinality-2024-10
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 72 (type FNDP) for 30 DLCround-PT-04a-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type EQUN) for 30 DLCround-PT-04a-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type SRCH) for 30 DLCround-PT-04a-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 76 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-10
lola: result : false
lola: markings : 4
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 75 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-10
lola: result : false
lola: markings : 4
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 72 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 73 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-10 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 82 (type EXCL) for 39 DLCround-PT-04a-ReachabilityCardinality-2024-13
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 78 (type FNDP) for 39 DLCround-PT-04a-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type EQUN) for 39 DLCround-PT-04a-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 39 DLCround-PT-04a-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-73.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 82 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-13
lola: result : false
lola: markings : 4
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 81 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-13
lola: result : false
lola: markings : 4
lola: fired transitions : 19
lola: time used : 0.000000
lola:
memory pages used : 1
lola: CANCELED task # 78 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 79 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-13 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-79.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 78 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-13
lola: result : unknown
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 88 (type EXCL) for 33 DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 84 (type FNDP) for 33 DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type EQUN) for 33 DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type SRCH) for 33 DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 87 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 84 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 85 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-11 (obsolete)
lola: CANCELED task # 88 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-11 (obsolete)
lola: LAUNCH task # 94 (type EXCL) for 0 DLCround-PT-04a-ReachabilityCardinality-2024-00
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 97 (type FNDP) for 45 DLCround-PT-04a-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 98 (type EQUN) for 45 DLCround-PT-04a-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 100 (type SRCH) for 45 DLCround-PT-04a-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 88 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-85.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 73 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-10
lola: result : false
lola: FINISHED task # 94 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-00
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 101 (type EXCL) for 45 DLCround-PT-04a-ReachabilityCardinality-2024-15
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: FINISHED task # 79 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-13
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 100 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-15
lola: result : false
lola: markings : 1107
lola: fired transitions : 12477
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 97 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 98 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 101 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 119 (type EXCL) for 36 DLCround-PT-04a-ReachabilityCardinality-2024-12
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 105 (type FNDP) for 3 DLCround-PT-04a-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 106 (type EQUN) for 3 DLCround-PT-04a-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type SRCH) for 3 DLCround-PT-04a-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 108 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-01
lola: result : false
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 105 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-01 (obsolete)
lola: CANCELED task # 106 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 112 (type FNDP) for 36 DLCround-PT-04a-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 116 (type EQUN) for 36 DLCround-PT-04a-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 118 (type SRCH) for 36 DLCround-PT-04a-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 85 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-11
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-98.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 119 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-12
lola: result : true
lola: markings : 16
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: CANCELED task # 112 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 116 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 118 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-12 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 133 (type EXCL) for 18 DLCround-PT-04a-ReachabilityCardinality-2024-06
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 123 (type FNDP) for 9 DLCround-PT-04a-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 124 (type EQUN) for 9 DLCround-PT-04a-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type SRCH) for 9 DLCround-PT-04a-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 133 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-06
lola: result : false
lola: markings : 10
lola: fired transitions : 50
lola: time used : 0.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-106.sara.

lola: LAUNCH task # 145 (type EXCL) for 24 DLCround-PT-04a-ReachabilityCardinality-2024-08
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: FINISHED task # 126 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-03
lola: result : false
lola: markings : 5
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 123 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 124 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-03 (obsolete)
lola: LAUNCH task # 150 (type FNDP) for 42 DLCround-PT-04a-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 152 (type EQUN) for 42 DLCround-PT-04a-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 154 (type SRCH) for 42 DLCround-PT-04a-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-124.sara.
lola: FINISHED task # 112 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-12
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 154 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-14
lola: result : false
lola: markings : 9
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 150 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 152 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-14 (obsolete)
lola: LAUNCH task # 122 (type FNDP) for 15 DLCround-PT-04a-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type EQUN) for 15 DLCround-PT-04a-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 136 (type SRCH) for 15 DLCround-PT-04a-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 106 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-01
lola: result : false
lola: FINISHED task # 150 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-14
lola: result : unknown
lola: fired transitions : 24
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-152.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 145 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-08
lola: result : false
lola: markings : 16
lola: fired transitions : 108
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 136 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-05
lola: result : false
lola: markings : 9
lola: fired transitions : 57
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 122 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 134 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 148 (type EXCL) for 6 DLCround-PT-04a-ReachabilityCardinality-2024-02
lola: time limit : 1800 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 151 (type FNDP) for 21 DLCround-PT-04a-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 157 (type EQUN) for 21 DLCround-PT-04a-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 159 (type SRCH) for 21 DLCround-PT-04a-ReachabilityCardinality-2024-07
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: time limit : 32000000 sec
lola: memory limit: 5 pages

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-134.sara.
lola: FINISHED task # 124 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-03
lola: result : false
lola: FINISHED task # 148 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-02
lola: result : false
lola: markings : 4
lola: fired transitions : 8
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 160 (type EXCL) for 21 DLCround-PT-04a-ReachabilityCardinality-2024-07
lola: time limit : 3599 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-157.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 159 (type SRCH) for DLCround-PT-04a-ReachabilityCardinality-2024-07
lola: result : false
lola: markings : 4
lola: fired transitions : 10
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 151 (type FNDP) for DLCround-PT-04a-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 157 (type EQUN) for DLCround-PT-04a-ReachabilityCardinality-2024-07 (obsolete)
lola: CANCELED task # 160 (type EXCL) for DLCround-PT-04a-ReachabilityCardinality-2024-07 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
DLCround-PT-04a-ReachabilityCardinality-2024-00: EF true tandem / relaxed
DLCround-PT-04a-ReachabilityCardinality-2024-01: AG true tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-02: AG true tandem / relaxed
DLCround-PT-04a-ReachabilityCardinality-2024-03: EF false tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-04: AG true skeleton: tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-05: EF false tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-06: AG true tandem / relaxed
DLCround-PT-04a-ReachabilityCardinality-2024-07: AG true tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-08: AG true tandem / relaxed
DLCround-PT-04a-ReachabilityCardinality-2024-09: AG true skeleton: tandem / relaxed
DLCround-PT-04a-ReachabilityCardinality-2024-10: AG true tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-11: EF true tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-12: EF true tandem / relaxed
DLCround-PT-04a-ReachabilityCardinality-2024-13: EF false tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-14: EF false tandem / insertion
DLCround-PT-04a-ReachabilityCardinality-2024-15: AG true tandem / insertion


Time elapsed: 1 secs. Pages in use: 3
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-116.sara.
sara: place or transition ordering is non-deterministic

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCround-PT-04a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is DLCround-PT-04a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r131-smll-171624288300084"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCround-PT-04a.tgz
mv DLCround-PT-04a execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;