About the Execution of LoLA for DLCshifumi-PT-6a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16209.443 | 570120.00 | 799792.00 | 2148.70 | ?????????F?????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276900356.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCshifumi-PT-6a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276900356
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 7.3M
-rw-r--r-- 1 mcc users 6.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 14 13:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Apr 14 13:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Apr 14 01:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 54K Apr 14 01:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 6.9M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-00
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-01
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-02
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-03
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-04
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-05
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-06
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-07
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-08
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-09
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-10
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-11
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-12
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-13
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-14
FORMULA_NAME DLCshifumi-PT-6a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717148198290
FORMULA DLCshifumi-PT-6a-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-6a-LTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717148768410
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 72 (type SKEL/SRCH) for 49 DLCshifumi-PT-6a-LTLFireability-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type SKEL/SRCH) for DLCshifumi-PT-6a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 17
[[35mlola[0m][I] fired transitions : 47
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 73 (type SKEL/SRCH) for 62 DLCshifumi-PT-6a-LTLFireability-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type SKEL/SRCH) for DLCshifumi-PT-6a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 DLCshifumi-PT-6a-LTLFireability-09
[[35mlola[0m][I] time limit : 159 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 69 DLCshifumi-PT-6a-LTLFireability-15
[[35mlola[0m][I] time limit : 166 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 78 (type EQUN) for 69 DLCshifumi-PT-6a-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-15: F 0 0 2 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 75 EG EXCL 1/166 0/2000 DLCshifumi-PT-6a-LTLFireability-15 --
[[35mlola[0m][.] 78 EF STEQ 1/3500 0/5 DLCshifumi-PT-6a-LTLFireability-15 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 78 (type EQUN) for DLCshifumi-PT-6a-LTLFireability-15 (obsolete)
[[35mlola[0m][I] LAUNCH task # 80 (type EXCL) for 55 DLCshifumi-PT-6a-LTLFireability-13
[[35mlola[0m][I] time limit : 174 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 83 (type EQUN) for 55 DLCshifumi-PT-6a-LTLFireability-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 80 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 3
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 83 (type EQUN) for DLCshifumi-PT-6a-LTLFireability-13 (obsolete)
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 DLCshifumi-PT-6a-LTLFireability-11
[[35mlola[0m][I] time limit : 194 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15
[[35mlola[0m][I] fired transitions : 2026
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-04: CONJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 DLCshifumi-PT-6a-LTLFireability-10
[[35mlola[0m][I] time limit : 205 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 1036
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 10 DLCshifumi-PT-6a-LTLFireability-02
[[35mlola[0m][I] time limit : 218 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 20 DLCshifumi-PT-6a-LTLFireability-04
[[35mlola[0m][I] time limit : 249 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 83 (type EQUN) for DLCshifumi-PT-6a-LTLFireability-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 78 (type EQUN) for DLCshifumi-PT-6a-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 3 (type EXCL) for 0 DLCshifumi-PT-6a-LTLFireability-00
[[35mlola[0m][I] time limit : 316 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 3 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 52 DLCshifumi-PT-6a-LTLFireability-12
[[35mlola[0m][I] time limit : 385 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 53 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DLCshifumi-PT-6a-LTLFireability-07
[[35mlola[0m][I] time limit : 434 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 73
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 DLCshifumi-PT-6a-LTLFireability-05
[[35mlola[0m][I] time limit : 495 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 62 DLCshifumi-PT-6a-LTLFireability-14
[[35mlola[0m][I] time limit : 578 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 7 DLCshifumi-PT-6a-LTLFireability-01
[[35mlola[0m][I] time limit : 867 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 8 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 DLCshifumi-PT-6a-LTLFireability-03
[[35mlola[0m][I] time limit : 1156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 18 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24
[[35mlola[0m][I] fired transitions : 688
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 DLCshifumi-PT-6a-LTLFireability-08
[[35mlola[0m][I] time limit : 1735 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for DLCshifumi-PT-6a-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 DLCshifumi-PT-6a-LTLFireability-06
[[35mlola[0m][I] time limit : 3470 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 1/3470 1/2000 DLCshifumi-PT-6a-LTLFireability-06 4760 m, 952 m/sec, 271696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 6/3470 1/2000 DLCshifumi-PT-6a-LTLFireability-06 21796 m, 3407 m/sec, 1305961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 11/3470 1/2000 DLCshifumi-PT-6a-LTLFireability-06 38060 m, 3252 m/sec, 2327036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 16/3470 1/2000 DLCshifumi-PT-6a-LTLFireability-06 54199 m, 3227 m/sec, 3350632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 21/3470 1/2000 DLCshifumi-PT-6a-LTLFireability-06 70192 m, 3198 m/sec, 4369495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 26/3470 1/2000 DLCshifumi-PT-6a-LTLFireability-06 86126 m, 3186 m/sec, 5388947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 31/3470 2/2000 DLCshifumi-PT-6a-LTLFireability-06 101972 m, 3169 m/sec, 6408895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 36/3470 2/2000 DLCshifumi-PT-6a-LTLFireability-06 117644 m, 3134 m/sec, 7424763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 41/3470 2/2000 DLCshifumi-PT-6a-LTLFireability-06 133030 m, 3077 m/sec, 8419681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 46/3470 2/2000 DLCshifumi-PT-6a-LTLFireability-06 148568 m, 3107 m/sec, 9417665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 51/3470 2/2000 DLCshifumi-PT-6a-LTLFireability-06 164452 m, 3176 m/sec, 10441467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 56/3470 2/2000 DLCshifumi-PT-6a-LTLFireability-06 179998 m, 3109 m/sec, 11467017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 61/3470 2/2000 DLCshifumi-PT-6a-LTLFireability-06 196095 m, 3219 m/sec, 12492616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 66/3470 3/2000 DLCshifumi-PT-6a-LTLFireability-06 212050 m, 3191 m/sec, 13529315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 71/3470 3/2000 DLCshifumi-PT-6a-LTLFireability-06 227682 m, 3126 m/sec, 14544687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 76/3470 3/2000 DLCshifumi-PT-6a-LTLFireability-06 242944 m, 3052 m/sec, 15525562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 81/3470 3/2000 DLCshifumi-PT-6a-LTLFireability-06 258652 m, 3141 m/sec, 16537082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 86/3470 3/2000 DLCshifumi-PT-6a-LTLFireability-06 274642 m, 3198 m/sec, 17570654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 91/3470 3/2000 DLCshifumi-PT-6a-LTLFireability-06 290682 m, 3208 m/sec, 18593272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 96/3470 3/2000 DLCshifumi-PT-6a-LTLFireability-06 306504 m, 3164 m/sec, 19612337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 101/3470 4/2000 DLCshifumi-PT-6a-LTLFireability-06 322350 m, 3169 m/sec, 20622543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 106/3470 4/2000 DLCshifumi-PT-6a-LTLFireability-06 337992 m, 3128 m/sec, 21645272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 111/3470 4/2000 DLCshifumi-PT-6a-LTLFireability-06 353722 m, 3146 m/sec, 22671902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 116/3470 4/2000 DLCshifumi-PT-6a-LTLFireability-06 369776 m, 3210 m/sec, 23702648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 121/3470 4/2000 DLCshifumi-PT-6a-LTLFireability-06 385692 m, 3183 m/sec, 24729529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 126/3470 4/2000 DLCshifumi-PT-6a-LTLFireability-06 401486 m, 3158 m/sec, 25751294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 131/3470 4/2000 DLCshifumi-PT-6a-LTLFireability-06 417396 m, 3182 m/sec, 26768329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 136/3470 5/2000 DLCshifumi-PT-6a-LTLFireability-06 433358 m, 3192 m/sec, 27795554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 141/3470 5/2000 DLCshifumi-PT-6a-LTLFireability-06 449405 m, 3209 m/sec, 28838167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 146/3470 5/2000 DLCshifumi-PT-6a-LTLFireability-06 465570 m, 3233 m/sec, 29874735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 151/3470 5/2000 DLCshifumi-PT-6a-LTLFireability-06 481260 m, 3138 m/sec, 30899241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 156/3470 5/2000 DLCshifumi-PT-6a-LTLFireability-06 496998 m, 3147 m/sec, 31923586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 161/3470 5/2000 DLCshifumi-PT-6a-LTLFireability-06 513104 m, 3221 m/sec, 32947005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 166/3470 5/2000 DLCshifumi-PT-6a-LTLFireability-06 529200 m, 3219 m/sec, 33988728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 171/3470 5/2000 DLCshifumi-PT-6a-LTLFireability-06 545128 m, 3185 m/sec, 35023030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 176/3470 6/2000 DLCshifumi-PT-6a-LTLFireability-06 561239 m, 3222 m/sec, 36054084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 181/3470 6/2000 DLCshifumi-PT-6a-LTLFireability-06 577452 m, 3242 m/sec, 37100834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 186/3470 6/2000 DLCshifumi-PT-6a-LTLFireability-06 593550 m, 3219 m/sec, 38121995 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 191/3470 6/2000 DLCshifumi-PT-6a-LTLFireability-06 608462 m, 2982 m/sec, 39078886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 196/3470 6/2000 DLCshifumi-PT-6a-LTLFireability-06 623870 m, 3081 m/sec, 40072808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 201/3470 6/2000 DLCshifumi-PT-6a-LTLFireability-06 639492 m, 3124 m/sec, 41072398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 206/3470 7/2000 DLCshifumi-PT-6a-LTLFireability-06 655022 m, 3106 m/sec, 42069181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 211/3470 7/2000 DLCshifumi-PT-6a-LTLFireability-06 670617 m, 3119 m/sec, 43064791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 216/3470 7/2000 DLCshifumi-PT-6a-LTLFireability-06 685994 m, 3075 m/sec, 44060945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 221/3470 7/2000 DLCshifumi-PT-6a-LTLFireability-06 701478 m, 3096 m/sec, 45061686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 226/3470 7/2000 DLCshifumi-PT-6a-LTLFireability-06 716756 m, 3055 m/sec, 46060258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 231/3470 7/2000 DLCshifumi-PT-6a-LTLFireability-06 732458 m, 3140 m/sec, 47070523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 236/3470 8/2000 DLCshifumi-PT-6a-LTLFireability-06 748596 m, 3227 m/sec, 48103496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 241/3470 8/2000 DLCshifumi-PT-6a-LTLFireability-06 764520 m, 3184 m/sec, 49133410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 246/3470 8/2000 DLCshifumi-PT-6a-LTLFireability-06 780446 m, 3185 m/sec, 50167522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 251/3470 8/2000 DLCshifumi-PT-6a-LTLFireability-06 796134 m, 3137 m/sec, 51199565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 256/3470 8/2000 DLCshifumi-PT-6a-LTLFireability-06 812212 m, 3215 m/sec, 52240273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 261/3470 8/2000 DLCshifumi-PT-6a-LTLFireability-06 828480 m, 3253 m/sec, 53286557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 266/3470 9/2000 DLCshifumi-PT-6a-LTLFireability-06 844790 m, 3262 m/sec, 54330969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 271/3470 9/2000 DLCshifumi-PT-6a-LTLFireability-06 860946 m, 3231 m/sec, 55372317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 276/3470 9/2000 DLCshifumi-PT-6a-LTLFireability-06 877036 m, 3218 m/sec, 56413837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 281/3470 9/2000 DLCshifumi-PT-6a-LTLFireability-06 893046 m, 3202 m/sec, 57450049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 286/3470 9/2000 DLCshifumi-PT-6a-LTLFireability-06 908854 m, 3161 m/sec, 58489206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 291/3470 10/2000 DLCshifumi-PT-6a-LTLFireability-06 924514 m, 3132 m/sec, 59528578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 296/3470 10/2000 DLCshifumi-PT-6a-LTLFireability-06 940817 m, 3260 m/sec, 60569441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 301/3470 10/2000 DLCshifumi-PT-6a-LTLFireability-06 957064 m, 3249 m/sec, 61608115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 306/3470 10/2000 DLCshifumi-PT-6a-LTLFireability-06 972998 m, 3186 m/sec, 62648152 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 311/3470 10/2000 DLCshifumi-PT-6a-LTLFireability-06 988922 m, 3184 m/sec, 63687246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 316/3470 10/2000 DLCshifumi-PT-6a-LTLFireability-06 1004648 m, 3145 m/sec, 64729422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 321/3470 11/2000 DLCshifumi-PT-6a-LTLFireability-06 1020908 m, 3252 m/sec, 65761656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 326/3470 11/2000 DLCshifumi-PT-6a-LTLFireability-06 1036652 m, 3148 m/sec, 66798819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 331/3470 11/2000 DLCshifumi-PT-6a-LTLFireability-06 1052282 m, 3126 m/sec, 67833931 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 336/3470 11/2000 DLCshifumi-PT-6a-LTLFireability-06 1068190 m, 3181 m/sec, 68871049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 341/3470 11/2000 DLCshifumi-PT-6a-LTLFireability-06 1084470 m, 3256 m/sec, 69903589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 346/3470 12/2000 DLCshifumi-PT-6a-LTLFireability-06 1100540 m, 3214 m/sec, 70938057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 351/3470 12/2000 DLCshifumi-PT-6a-LTLFireability-06 1116566 m, 3205 m/sec, 71975735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 356/3470 12/2000 DLCshifumi-PT-6a-LTLFireability-06 1132296 m, 3146 m/sec, 73008842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 486 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 361/3470 12/2000 DLCshifumi-PT-6a-LTLFireability-06 1148178 m, 3176 m/sec, 74044362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 491 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 366/3470 12/2000 DLCshifumi-PT-6a-LTLFireability-06 1164212 m, 3206 m/sec, 75076076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 496 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 371/3470 12/2000 DLCshifumi-PT-6a-LTLFireability-06 1180162 m, 3190 m/sec, 76110460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 501 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 376/3470 12/2000 DLCshifumi-PT-6a-LTLFireability-06 1195458 m, 3059 m/sec, 77138897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 506 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 382/3470 13/2000 DLCshifumi-PT-6a-LTLFireability-06 1201504 m, 1209 m/sec, 77520594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-00: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-13: CONJ false state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-6a-LTLFireability-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-6a-LTLFireability-15: F true state space / EG[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-6a-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 425/3470 13/2000 DLCshifumi-PT-6a-LTLFireability-06 1201904 m, 80 m/sec, 77546466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 405 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-6a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-6a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276900356"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-6a.tgz
mv DLCshifumi-PT-6a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;