About the Execution of LoLA for DLCshifumi-PT-5a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16204.212 | 446591.00 | 481321.00 | 1520.30 | FF?F??FF???FFTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276800339.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCshifumi-PT-5a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276800339
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.4M
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 17:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Apr 13 17:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Apr 13 15:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 13 15:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.9M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-00
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-01
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-02
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-03
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-04
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-05
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-06
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-07
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-08
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-09
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-10
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-11
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-12
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-13
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-14
FORMULA_NAME DLCshifumi-PT-5a-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717140640137
FORMULA DLCshifumi-PT-5a-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717141086728
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 3 DLCshifumi-PT-5a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 31241
[[35mlola[0m][I] fired transitions : 93853
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 10 DLCshifumi-PT-5a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/FNDP) for 13 DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/EQUN) for 13 DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 13 DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/FNDP) for DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 65 (type EQUN) for DLCshifumi-PT-5a-LTLCardinality-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 66 (type SRCH) for DLCshifumi-PT-5a-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/EQUN) for DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 30 (type CNST) for 29 DLCshifumi-PT-5a-LTLCardinality-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 26 DLCshifumi-PT-5a-LTLCardinality-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 125
[[35mlola[0m][I] fired transitions : 125
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 30 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] planning for DLCshifumi-PT-5a-LTLCardinality-06 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 41 DLCshifumi-PT-5a-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 49 (type CNST) for 48 DLCshifumi-PT-5a-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 49 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 52 (type CNST) for 51 DLCshifumi-PT-5a-LTLCardinality-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 52 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 DLCshifumi-PT-5a-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 35 DLCshifumi-PT-5a-LTLCardinality-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 55 (type CNST) for 54 DLCshifumi-PT-5a-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 55 (type CNST) for DLCshifumi-PT-5a-LTLCardinality-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 57 DLCshifumi-PT-5a-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 38 DLCshifumi-PT-5a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 125
[[35mlola[0m][I] fired transitions : 125
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for DLCshifumi-PT-5a-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25250
[[35mlola[0m][I] fired transitions : 90922
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-01: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-03: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-08: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 DLCshifumi-PT-5a-LTLCardinality-01
[[35mlola[0m][I] time limit : 358 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[*** LOG ERROR #0001 ***] [2024-05-31 07:30:58] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 75 (type EXCL) for 13 DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] time limit : 447 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 13 DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 13 DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 75 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 73 (type FNDP) for DLCshifumi-PT-5a-LTLCardinality-03 (obsolete)
[[35mlola[0m][W] CANCELED task # 74 (type EQUN) for DLCshifumi-PT-5a-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for DLCshifumi-PT-5a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-08: F 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] planning for DLCshifumi-PT-5a-LTLCardinality-15 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 32 DLCshifumi-PT-5a-LTLCardinality-08
[[35mlola[0m][I] time limit : 596 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 80 (type EQUN) for 32 DLCshifumi-PT-5a-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 77 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for DLCshifumi-PT-5a-LTLCardinality-08 (obsolete)
[[35mlola[0m][I] FINISHED task # 80 (type EQUN) for DLCshifumi-PT-5a-LTLCardinality-08
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 DLCshifumi-PT-5a-LTLCardinality-02
[[35mlola[0m][I] time limit : 715 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for DLCshifumi-PT-5a-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 24 (type EXCL) for 23 DLCshifumi-PT-5a-LTLCardinality-05
[[35mlola[0m][I] time limit : 894 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 1/894 1/2000 DLCshifumi-PT-5a-LTLCardinality-05 6687 m, 1337 m/sec, 253721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 6/894 1/2000 DLCshifumi-PT-5a-LTLCardinality-05 43566 m, 7375 m/sec, 1599833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 11/894 1/2000 DLCshifumi-PT-5a-LTLCardinality-05 79887 m, 7264 m/sec, 2936185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 16/894 2/2000 DLCshifumi-PT-5a-LTLCardinality-05 115807 m, 7184 m/sec, 4260847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 21/894 2/2000 DLCshifumi-PT-5a-LTLCardinality-05 152592 m, 7357 m/sec, 5629253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 26/894 2/2000 DLCshifumi-PT-5a-LTLCardinality-05 189005 m, 7282 m/sec, 6975131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 31/894 3/2000 DLCshifumi-PT-5a-LTLCardinality-05 224962 m, 7191 m/sec, 8305610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 36/894 3/2000 DLCshifumi-PT-5a-LTLCardinality-05 261178 m, 7243 m/sec, 9657834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 41/894 4/2000 DLCshifumi-PT-5a-LTLCardinality-05 297239 m, 7212 m/sec, 10998192 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 46/894 4/2000 DLCshifumi-PT-5a-LTLCardinality-05 333111 m, 7174 m/sec, 12335095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 51/894 4/2000 DLCshifumi-PT-5a-LTLCardinality-05 369014 m, 7180 m/sec, 13679436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 56/894 5/2000 DLCshifumi-PT-5a-LTLCardinality-05 404824 m, 7162 m/sec, 15016308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 61/894 5/2000 DLCshifumi-PT-5a-LTLCardinality-05 441084 m, 7252 m/sec, 16366597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 66/894 5/2000 DLCshifumi-PT-5a-LTLCardinality-05 477161 m, 7215 m/sec, 17720444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 71/894 6/2000 DLCshifumi-PT-5a-LTLCardinality-05 513219 m, 7211 m/sec, 19068703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 76/894 6/2000 DLCshifumi-PT-5a-LTLCardinality-05 548950 m, 7146 m/sec, 20415423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 81/894 6/2000 DLCshifumi-PT-5a-LTLCardinality-05 584869 m, 7183 m/sec, 21763948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 86/894 7/2000 DLCshifumi-PT-5a-LTLCardinality-05 620498 m, 7125 m/sec, 23072873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 91/894 7/2000 DLCshifumi-PT-5a-LTLCardinality-05 656266 m, 7153 m/sec, 24388009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 96/894 7/2000 DLCshifumi-PT-5a-LTLCardinality-05 691521 m, 7051 m/sec, 25688320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 101/894 8/2000 DLCshifumi-PT-5a-LTLCardinality-05 724903 m, 6676 m/sec, 26924727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 106/894 8/2000 DLCshifumi-PT-5a-LTLCardinality-05 758839 m, 6787 m/sec, 28181353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 111/894 8/2000 DLCshifumi-PT-5a-LTLCardinality-05 793894 m, 7011 m/sec, 29481866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 116/894 9/2000 DLCshifumi-PT-5a-LTLCardinality-05 828708 m, 6962 m/sec, 30780609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 121/894 9/2000 DLCshifumi-PT-5a-LTLCardinality-05 864402 m, 7138 m/sec, 32107413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 126/894 10/2000 DLCshifumi-PT-5a-LTLCardinality-05 900824 m, 7284 m/sec, 33470393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 131/894 10/2000 DLCshifumi-PT-5a-LTLCardinality-05 936792 m, 7193 m/sec, 34804614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 136/894 10/2000 DLCshifumi-PT-5a-LTLCardinality-05 971328 m, 6907 m/sec, 36096093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 141/894 11/2000 DLCshifumi-PT-5a-LTLCardinality-05 1003744 m, 6483 m/sec, 37301860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 146/894 11/2000 DLCshifumi-PT-5a-LTLCardinality-05 1038899 m, 7031 m/sec, 38623461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 151/894 11/2000 DLCshifumi-PT-5a-LTLCardinality-05 1074632 m, 7146 m/sec, 39959392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 156/894 12/2000 DLCshifumi-PT-5a-LTLCardinality-05 1109887 m, 7051 m/sec, 41267194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 161/894 12/2000 DLCshifumi-PT-5a-LTLCardinality-05 1144882 m, 6999 m/sec, 42556810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 166/894 12/2000 DLCshifumi-PT-5a-LTLCardinality-05 1180322 m, 7088 m/sec, 43884718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 171/894 13/2000 DLCshifumi-PT-5a-LTLCardinality-05 1216212 m, 7178 m/sec, 45226564 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 176/894 13/2000 DLCshifumi-PT-5a-LTLCardinality-05 1252129 m, 7183 m/sec, 46561257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 181/894 13/2000 DLCshifumi-PT-5a-LTLCardinality-05 1286869 m, 6948 m/sec, 47862484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 186/894 14/2000 DLCshifumi-PT-5a-LTLCardinality-05 1321575 m, 6941 m/sec, 49154171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 191/894 14/2000 DLCshifumi-PT-5a-LTLCardinality-05 1356621 m, 7009 m/sec, 50459990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 196/894 14/2000 DLCshifumi-PT-5a-LTLCardinality-05 1390807 m, 6837 m/sec, 51736354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 201/894 15/2000 DLCshifumi-PT-5a-LTLCardinality-05 1425280 m, 6894 m/sec, 53028123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 206/894 15/2000 DLCshifumi-PT-5a-LTLCardinality-05 1458198 m, 6583 m/sec, 54260737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 211/894 15/2000 DLCshifumi-PT-5a-LTLCardinality-05 1491261 m, 6612 m/sec, 55505831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 216/894 16/2000 DLCshifumi-PT-5a-LTLCardinality-05 1526623 m, 7072 m/sec, 56819294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 221/894 16/2000 DLCshifumi-PT-5a-LTLCardinality-05 1561839 m, 7043 m/sec, 58135087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 226/894 16/2000 DLCshifumi-PT-5a-LTLCardinality-05 1594688 m, 6569 m/sec, 59379690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 231/894 17/2000 DLCshifumi-PT-5a-LTLCardinality-05 1626841 m, 6430 m/sec, 60599102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 236/894 17/2000 DLCshifumi-PT-5a-LTLCardinality-05 1659428 m, 6517 m/sec, 61812567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 241/894 17/2000 DLCshifumi-PT-5a-LTLCardinality-05 1691715 m, 6457 m/sec, 63021226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 246/894 18/2000 DLCshifumi-PT-5a-LTLCardinality-05 1726275 m, 6912 m/sec, 64328402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 251/894 18/2000 DLCshifumi-PT-5a-LTLCardinality-05 1761743 m, 7093 m/sec, 65659331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 256/894 18/2000 DLCshifumi-PT-5a-LTLCardinality-05 1797343 m, 7120 m/sec, 66992320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 261/894 19/2000 DLCshifumi-PT-5a-LTLCardinality-05 1832931 m, 7117 m/sec, 68323038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 266/894 19/2000 DLCshifumi-PT-5a-LTLCardinality-05 1867705 m, 6954 m/sec, 69636905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 271/894 19/2000 DLCshifumi-PT-5a-LTLCardinality-05 1902915 m, 7042 m/sec, 70963511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 276/894 20/2000 DLCshifumi-PT-5a-LTLCardinality-05 1934390 m, 6295 m/sec, 72149667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 281/894 20/2000 DLCshifumi-PT-5a-LTLCardinality-05 1966696 m, 6461 m/sec, 73350934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 286/894 20/2000 DLCshifumi-PT-5a-LTLCardinality-05 1999754 m, 6611 m/sec, 74580260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 291/894 21/2000 DLCshifumi-PT-5a-LTLCardinality-05 2033959 m, 6841 m/sec, 75864217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 296/894 21/2000 DLCshifumi-PT-5a-LTLCardinality-05 2069844 m, 7177 m/sec, 77194978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 301/894 21/2000 DLCshifumi-PT-5a-LTLCardinality-05 2105486 m, 7128 m/sec, 78509766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 306/894 22/2000 DLCshifumi-PT-5a-LTLCardinality-05 2141353 m, 7173 m/sec, 79843946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 311/894 22/2000 DLCshifumi-PT-5a-LTLCardinality-05 2176975 m, 7124 m/sec, 81183876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 316/894 22/2000 DLCshifumi-PT-5a-LTLCardinality-05 2208764 m, 6357 m/sec, 82368269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 321/894 23/2000 DLCshifumi-PT-5a-LTLCardinality-05 2243994 m, 7046 m/sec, 83683271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 326/894 23/2000 DLCshifumi-PT-5a-LTLCardinality-05 2279428 m, 7086 m/sec, 85006715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 331/894 23/2000 DLCshifumi-PT-5a-LTLCardinality-05 2314588 m, 7032 m/sec, 86345990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 336/894 24/2000 DLCshifumi-PT-5a-LTLCardinality-05 2350024 m, 7087 m/sec, 87674530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 341/894 24/2000 DLCshifumi-PT-5a-LTLCardinality-05 2384371 m, 6869 m/sec, 88965228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 346/894 24/2000 DLCshifumi-PT-5a-LTLCardinality-05 2419134 m, 6952 m/sec, 90270762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 351/894 25/2000 DLCshifumi-PT-5a-LTLCardinality-05 2454529 m, 7079 m/sec, 91604135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 356/894 25/2000 DLCshifumi-PT-5a-LTLCardinality-05 2489381 m, 6970 m/sec, 92920016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 361/894 25/2000 DLCshifumi-PT-5a-LTLCardinality-05 2524235 m, 6970 m/sec, 94238734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 366/894 26/2000 DLCshifumi-PT-5a-LTLCardinality-05 2559833 m, 7119 m/sec, 95571444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 371/894 26/2000 DLCshifumi-PT-5a-LTLCardinality-05 2594655 m, 6964 m/sec, 96884004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 376/894 26/2000 DLCshifumi-PT-5a-LTLCardinality-05 2629794 m, 7027 m/sec, 98204687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 381/894 27/2000 DLCshifumi-PT-5a-LTLCardinality-05 2665684 m, 7178 m/sec, 99551633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 386/894 27/2000 DLCshifumi-PT-5a-LTLCardinality-05 2701080 m, 7079 m/sec, 100886528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 391/894 27/2000 DLCshifumi-PT-5a-LTLCardinality-05 2736196 m, 7023 m/sec, 102209077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 396/894 28/2000 DLCshifumi-PT-5a-LTLCardinality-05 2771315 m, 7023 m/sec, 103522657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 401/894 28/2000 DLCshifumi-PT-5a-LTLCardinality-05 2805418 m, 6820 m/sec, 104802888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 406/894 28/2000 DLCshifumi-PT-5a-LTLCardinality-05 2839511 m, 6818 m/sec, 106090421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 411/894 29/2000 DLCshifumi-PT-5a-LTLCardinality-05 2873380 m, 6773 m/sec, 107367207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 416/894 29/2000 DLCshifumi-PT-5a-LTLCardinality-05 2908048 m, 6933 m/sec, 108646174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-02: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-03: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-06: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-08: F true state space / EG[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-11: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-13: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-LTLCardinality-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-LTLCardinality-15: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 24 LTL EXCL 421/894 29/2000 DLCshifumi-PT-5a-LTLCardinality-05 2942880 m, 6966 m/sec, 109941403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-5a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-5a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276800339"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-5a.tgz
mv DLCshifumi-PT-5a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;