About the Execution of LoLA for DLCshifumi-PT-5a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16208.964 | 384507.00 | 389038.00 | 2487.50 | F?????T??F?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276800337.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCshifumi-PT-5a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276800337
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.4M
-rw-r--r-- 1 mcc users 8.0K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 91K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 17:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 127K Apr 13 17:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Apr 13 15:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 13 15:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.9M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-00
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-01
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-02
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-03
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-04
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-05
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-06
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-07
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-08
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-09
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-10
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2024-11
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2023-12
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2023-13
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2023-14
FORMULA_NAME DLCshifumi-PT-5a-CTLCardinality-2023-15
=== Now, execution of the tool begins
BK_START 1717140120267
FORMULA DLCshifumi-PT-5a-CTLCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-5a-CTLCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717140504774
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 9 DLCshifumi-PT-5a-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for DLCshifumi-PT-5a-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 117142
[[35mlola[0m][I] fired transitions : 272235
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 DLCshifumi-PT-5a-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for DLCshifumi-PT-5a-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 DLCshifumi-PT-5a-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for DLCshifumi-PT-5a-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 30 DLCshifumi-PT-5a-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for DLCshifumi-PT-5a-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 125
[[35mlola[0m][I] fired transitions : 125
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/EQUN) for 40 DLCshifumi-PT-5a-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 40 DLCshifumi-PT-5a-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for DLCshifumi-PT-5a-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][W] CANCELED task # 69 (type EQUN) for DLCshifumi-PT-5a-CTLCardinality-2023-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 70 (type SKEL/SRCH) for 50 DLCshifumi-PT-5a-CTLCardinality-2023-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type SKEL/SRCH) for DLCshifumi-PT-5a-CTLCardinality-2023-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/EQUN) for DLCshifumi-PT-5a-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 71 (type SKEL/SRCH) for 53 DLCshifumi-PT-5a-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 71 (type SKEL/SRCH) for DLCshifumi-PT-5a-CTLCardinality-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 07:22:38] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[*** LOG ERROR #0002 ***] [2024-05-31 07:22:42] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-00: CTL 1 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCshifumi-PT-5a-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCshifumi-PT-5a-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 53 DLCshifumi-PT-5a-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 253 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 75 (type EQUN) for 53 DLCshifumi-PT-5a-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for DLCshifumi-PT-5a-CTLCardinality-2023-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 75 (type EQUN) for DLCshifumi-PT-5a-CTLCardinality-2023-15 (obsolete)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ 1 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 0 0 0 5 0 0 1
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 40 DLCshifumi-PT-5a-CTLCardinality-2023-12
[[35mlola[0m][I] time limit : 272 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for DLCshifumi-PT-5a-CTLCardinality-2023-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 75 (type EQUN) for DLCshifumi-PT-5a-CTLCardinality-2023-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 DLCshifumi-PT-5a-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 295 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 0 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 2/295 1/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 4895 m, 979 m/sec, 185785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 7/295 1/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 33785 m, 5778 m/sec, 1309413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 12/295 1/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 69671 m, 7177 m/sec, 2642596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 17/295 1/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 105638 m, 7193 m/sec, 3994985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 22/295 2/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 146617 m, 8195 m/sec, 5324878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 27/295 2/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 185615 m, 7799 m/sec, 6664157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 32/295 2/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 224994 m, 7875 m/sec, 8024435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 37/295 3/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 265638 m, 8128 m/sec, 9370722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 42/295 3/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 304118 m, 7696 m/sec, 10710939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 47/295 3/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 341402 m, 7456 m/sec, 12076383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 52/295 4/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 378285 m, 7376 m/sec, 13431510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 57/295 4/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 416313 m, 7605 m/sec, 14768291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 62/295 4/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 455104 m, 7758 m/sec, 16094145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 67/295 4/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 494278 m, 7834 m/sec, 17437499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 72/295 5/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 530406 m, 7225 m/sec, 18765230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 77/295 5/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 563858 m, 6690 m/sec, 20092752 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 82/295 5/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 605324 m, 8293 m/sec, 21443611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 87/295 6/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 646430 m, 8221 m/sec, 22795663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 92/295 6/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 685879 m, 7889 m/sec, 24147116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 97/295 6/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 731564 m, 9137 m/sec, 25446128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 102/295 6/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 778168 m, 9320 m/sec, 26757739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 107/295 7/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 818665 m, 8099 m/sec, 28082476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 112/295 7/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 858148 m, 7896 m/sec, 29393145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 117/295 7/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 894699 m, 7310 m/sec, 30720797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 122/295 8/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 929815 m, 7023 m/sec, 32057361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 127/295 8/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 966469 m, 7330 m/sec, 33404592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 132/295 8/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1004213 m, 7548 m/sec, 34726994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 137/295 8/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1041705 m, 7498 m/sec, 36062683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 142/295 9/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1083824 m, 8423 m/sec, 37378350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 147/295 9/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1125854 m, 8406 m/sec, 38720937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 152/295 9/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1167460 m, 8321 m/sec, 40072726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 157/295 10/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1205294 m, 7566 m/sec, 41416171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 162/295 10/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1243007 m, 7542 m/sec, 42749657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 167/295 10/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1284669 m, 8332 m/sec, 44098851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 172/295 10/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1321173 m, 7300 m/sec, 45431203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 177/295 11/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1362255 m, 8216 m/sec, 46766870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 182/295 11/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1398947 m, 7338 m/sec, 48102001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 187/295 11/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1436835 m, 7577 m/sec, 49438434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 192/295 12/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1470246 m, 6682 m/sec, 50747686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 197/295 12/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1505187 m, 6988 m/sec, 52045007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 202/295 12/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1545046 m, 7971 m/sec, 53372946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 207/295 12/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1583677 m, 7726 m/sec, 54705241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 212/295 13/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1625460 m, 8356 m/sec, 56045975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 217/295 13/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1667165 m, 8341 m/sec, 57350550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 222/295 13/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1707294 m, 8025 m/sec, 58686702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 227/295 14/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1747034 m, 7948 m/sec, 60020512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 232/295 14/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1787871 m, 8167 m/sec, 61342939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 237/295 14/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1827017 m, 7829 m/sec, 62667044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 242/295 14/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1869002 m, 8397 m/sec, 63980349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 247/295 15/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1906047 m, 7409 m/sec, 65326460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 252/295 15/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1945575 m, 7905 m/sec, 66666067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 257/295 15/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 1984621 m, 7809 m/sec, 67918993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 262/295 15/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 2003395 m, 3754 m/sec, 68593709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 280/295 15/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 2003920 m, 105 m/sec, 68611383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 302/295 15/2000 DLCshifumi-PT-5a-CTLCardinality-2024-07 2004026 m, 21 m/sec, 68615214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for DLCshifumi-PT-5a-CTLCardinality-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-00: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-5a-CTLCardinality-2024-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-5a-CTLCardinality-2023-12: DISJ false DISJ[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-10: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-13: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-5a-CTLCardinality-2023-15: DISJ 0 1 0 0 6 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 53 DLCshifumi-PT-5a-CTLCardinality-2023-15
[[35mlola[0m][I] time limit : 293 sec
[[35mlola[0m][I] memory limit: 2000 pages
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 412 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-5a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-5a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276800337"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-5a.tgz
mv DLCshifumi-PT-5a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;