fond
Model Checking Contest 2024
14th edition, Geneva, Switzerland, June 25, 2024
Execution of r115-smll-171624276800324
Last Updated
July 7, 2024

About the Execution of LoLA for DLCshifumi-PT-4a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16207.735 426989.00 444706.00 1904.80 [undef] Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276800324.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCshifumi-PT-4a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276800324
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.4M
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Apr 13 09:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Apr 13 09:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Apr 13 08:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 13 08:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.9M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-00
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-01
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-02
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-03
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-04
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-05
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-06
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-07
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-08
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-09
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-10
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-11
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-12
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-13
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-14
FORMULA_NAME DLCshifumi-PT-4a-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717133572380


BK_STOP 1717133999369

--------------------
content from stderr:

[lola][I] LoLA will run for 3600 seconds at most (--timelimit)
[lola][W] unknown unit in memory specification: using default
[lola][I] MEM LIMIT 5
[lola][I] NET
[lola][I] reading net from model.pnml
[lola][I] input: PNML file (--pnmlnet)
[lola][I] reading pnml
[lola][I] PNML file contains place/transition net
[lola][I] closed net file model.pnml
[lola][I] finished parsing
[lola][I] Reading formula.
[lola][I] Using XML format (--xmlformula)
[lola][I] reading XML formula
[lola][I] reading formula from LTLFireability.xml
[lola][I] NOTDEADLOCKFREE
[lola][I] Rule S: 0 transitions removed,0 places removed
[lola][I] LAUNCH task # 3 (type CNST) for 0 DLCshifumi-PT-4a-LTLFireability-00
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 3 (type CNST) for DLCshifumi-PT-4a-LTLFireability-00
[lola][I] result : false
[lola][I] LAUNCH task # 16 (type CNST) for 13 DLCshifumi-PT-4a-LTLFireability-03
[lola][I] time limit : 0 sec
[lola][I] memory limit: 0 pages
[lola][I] FINISHED task # 16 (type CNST) for DLCshifumi-PT-4a-LTLFireability-03
[lola][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-31 05:32:53] [status_logger] string pointer is null
[lola][I] NOTDEADLOCKFREE
[lola][I] LAUNCH task # 32 (type EXCL) for 29 DLCshifumi-PT-4a-LTLFireability-07
[lola][I] time limit : 189 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 32 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-07
[lola][I] result : false
[lola][I] markings : 2
[lola][I] fired transitions : 2
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ 0 0 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ 0 0 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.]
[lola][.] Time elapsed: 6 secs. Pages in use: 1
[lola][.] # running tasks: 0 of 4. Visible: 16
[lola][I] LAUNCH task # 69 (type EXCL) for 66 DLCshifumi-PT-4a-LTLFireability-14
[lola][I] time limit : 211 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 69 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-14
[lola][I] result : true
[lola][I] markings : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 54 (type EXCL) for 53 DLCshifumi-PT-4a-LTLFireability-11
[lola][I] time limit : 224 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 54 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-11
[lola][I] result : false
[lola][I] markings : 11
[lola][I] fired transitions : 119
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 71 (type EXCL) for 66 DLCshifumi-PT-4a-LTLFireability-14
[lola][I] time limit : 239 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 71 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-14
[lola][I] result : true
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 61 (type EXCL) for 56 DLCshifumi-PT-4a-LTLFireability-12
[lola][I] time limit : 256 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 61 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-12
[lola][I] result : true
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 41 (type EXCL) for 36 DLCshifumi-PT-4a-LTLFireability-08
[lola][I] time limit : 276 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 41 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-08
[lola][I] result : false
[lola][I] markings : 3
[lola][I] fired transitions : 3
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 74 (type EXCL) for 73 DLCshifumi-PT-4a-LTLFireability-15
[lola][I] time limit : 326 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 74 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-15
[lola][I] result : false
[lola][I] markings : 21
[lola][I] fired transitions : 21
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 64 (type EXCL) for 63 DLCshifumi-PT-4a-LTLFireability-13
[lola][I] time limit : 359 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 64 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-13
[lola][I] result : true
[lola][I] markings : 2
[lola][I] fired transitions : 1
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 24 (type EXCL) for 23 DLCshifumi-PT-4a-LTLFireability-05
[lola][I] time limit : 399 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 24 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-05
[lola][I] result : false
[lola][I] markings : 37
[lola][I] fired transitions : 42
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 11 (type EXCL) for 10 DLCshifumi-PT-4a-LTLFireability-02
[lola][I] time limit : 448 sec
[lola][I] memory limit: 2000 pages
[lola][I] FINISHED task # 11 (type EXCL) for DLCshifumi-PT-4a-LTLFireability-02
[lola][I] result : false
[lola][I] markings : 23
[lola][I] fired transitions : 23
[lola][I] time used : 0
[lola][I] memory pages used : 1
[lola][I] LAUNCH task # 44 (type EXCL) for 43 DLCshifumi-PT-4a-LTLFireability-09
[lola][I] time limit : 513 sec
[lola][I] memory limit: 2000 pages
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 2/513 1/2000 DLCshifumi-PT-4a-LTLFireability-09 51393 m, 10278 m/sec, 566963 t fired, .
[lola][.]
[lola][.] Time elapsed: 11 secs. Pages in use: 1
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 7/513 2/2000 DLCshifumi-PT-4a-LTLFireability-09 187107 m, 27142 m/sec, 2020349 t fired, .
[lola][.]
[lola][.] Time elapsed: 16 secs. Pages in use: 2
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 12/513 3/2000 DLCshifumi-PT-4a-LTLFireability-09 332767 m, 29132 m/sec, 3595764 t fired, .
[lola][.]
[lola][.] Time elapsed: 21 secs. Pages in use: 3
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 17/513 4/2000 DLCshifumi-PT-4a-LTLFireability-09 476357 m, 28718 m/sec, 5143588 t fired, .
[lola][.]
[lola][.] Time elapsed: 26 secs. Pages in use: 4
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 22/513 5/2000 DLCshifumi-PT-4a-LTLFireability-09 619429 m, 28614 m/sec, 6696324 t fired, .
[lola][.]
[lola][.] Time elapsed: 31 secs. Pages in use: 5
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 27/513 7/2000 DLCshifumi-PT-4a-LTLFireability-09 762615 m, 28637 m/sec, 8249667 t fired, .
[lola][.]
[lola][.] Time elapsed: 36 secs. Pages in use: 7
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 32/513 8/2000 DLCshifumi-PT-4a-LTLFireability-09 904911 m, 28459 m/sec, 9820041 t fired, .
[lola][.]
[lola][.] Time elapsed: 41 secs. Pages in use: 8
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 37/513 9/2000 DLCshifumi-PT-4a-LTLFireability-09 1046561 m, 28330 m/sec, 11387729 t fired, .
[lola][.]
[lola][.] Time elapsed: 46 secs. Pages in use: 9
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 42/513 10/2000 DLCshifumi-PT-4a-LTLFireability-09 1186379 m, 27963 m/sec, 12968847 t fired, .
[lola][.]
[lola][.] Time elapsed: 51 secs. Pages in use: 10
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 47/513 11/2000 DLCshifumi-PT-4a-LTLFireability-09 1328472 m, 28418 m/sec, 14515740 t fired, .
[lola][.]
[lola][.] Time elapsed: 56 secs. Pages in use: 11
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 52/513 12/2000 DLCshifumi-PT-4a-LTLFireability-09 1469823 m, 28270 m/sec, 16037603 t fired, .
[lola][.]
[lola][.] Time elapsed: 61 secs. Pages in use: 12
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 57/513 13/2000 DLCshifumi-PT-4a-LTLFireability-09 1611540 m, 28343 m/sec, 17566100 t fired, .
[lola][.]
[lola][.] Time elapsed: 66 secs. Pages in use: 13
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 62/513 15/2000 DLCshifumi-PT-4a-LTLFireability-09 1751447 m, 27981 m/sec, 19101376 t fired, .
[lola][.]
[lola][.] Time elapsed: 71 secs. Pages in use: 15
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 67/513 16/2000 DLCshifumi-PT-4a-LTLFireability-09 1891005 m, 27911 m/sec, 20656709 t fired, .
[lola][.]
[lola][.] Time elapsed: 76 secs. Pages in use: 16
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 72/513 17/2000 DLCshifumi-PT-4a-LTLFireability-09 2028645 m, 27528 m/sec, 22200678 t fired, .
[lola][.]
[lola][.] Time elapsed: 81 secs. Pages in use: 17
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 77/513 18/2000 DLCshifumi-PT-4a-LTLFireability-09 2169051 m, 28081 m/sec, 23736666 t fired, .
[lola][.]
[lola][.] Time elapsed: 86 secs. Pages in use: 18
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 82/513 19/2000 DLCshifumi-PT-4a-LTLFireability-09 2309253 m, 28040 m/sec, 25280826 t fired, .
[lola][.]
[lola][.] Time elapsed: 91 secs. Pages in use: 19
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 87/513 20/2000 DLCshifumi-PT-4a-LTLFireability-09 2448037 m, 27756 m/sec, 26831428 t fired, .
[lola][.]
[lola][.] Time elapsed: 96 secs. Pages in use: 20
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 92/513 21/2000 DLCshifumi-PT-4a-LTLFireability-09 2589493 m, 28291 m/sec, 28359802 t fired, .
[lola][.]
[lola][.] Time elapsed: 101 secs. Pages in use: 21
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 97/513 22/2000 DLCshifumi-PT-4a-LTLFireability-09 2729851 m, 28071 m/sec, 29874324 t fired, .
[lola][.]
[lola][.] Time elapsed: 106 secs. Pages in use: 22
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 102/513 23/2000 DLCshifumi-PT-4a-LTLFireability-09 2867955 m, 27620 m/sec, 31409507 t fired, .
[lola][.]
[lola][.] Time elapsed: 111 secs. Pages in use: 23
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 107/513 25/2000 DLCshifumi-PT-4a-LTLFireability-09 3009381 m, 28285 m/sec, 32939321 t fired, .
[lola][.]
[lola][.] Time elapsed: 116 secs. Pages in use: 25
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 112/513 26/2000 DLCshifumi-PT-4a-LTLFireability-09 3148437 m, 27811 m/sec, 34482356 t fired, .
[lola][.]
[lola][.] Time elapsed: 121 secs. Pages in use: 26
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 117/513 27/2000 DLCshifumi-PT-4a-LTLFireability-09 3288487 m, 28010 m/sec, 36009405 t fired, .
[lola][.]
[lola][.] Time elapsed: 126 secs. Pages in use: 27
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 122/513 28/2000 DLCshifumi-PT-4a-LTLFireability-09 3426737 m, 27650 m/sec, 37567139 t fired, .
[lola][.]
[lola][.] Time elapsed: 131 secs. Pages in use: 28
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 127/513 29/2000 DLCshifumi-PT-4a-LTLFireability-09 3564670 m, 27586 m/sec, 39099476 t fired, .
[lola][.]
[lola][.] Time elapsed: 136 secs. Pages in use: 29
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 132/513 30/2000 DLCshifumi-PT-4a-LTLFireability-09 3703395 m, 27745 m/sec, 40639784 t fired, .
[lola][.]
[lola][.] Time elapsed: 141 secs. Pages in use: 30
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 137/513 31/2000 DLCshifumi-PT-4a-LTLFireability-09 3842137 m, 27748 m/sec, 42143196 t fired, .
[lola][.]
[lola][.] Time elapsed: 146 secs. Pages in use: 31
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 142/513 32/2000 DLCshifumi-PT-4a-LTLFireability-09 3981631 m, 27898 m/sec, 43641661 t fired, .
[lola][.]
[lola][.] Time elapsed: 151 secs. Pages in use: 32
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 147/513 33/2000 DLCshifumi-PT-4a-LTLFireability-09 4119734 m, 27620 m/sec, 45147114 t fired, .
[lola][.]
[lola][.] Time elapsed: 156 secs. Pages in use: 33
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 152/513 35/2000 DLCshifumi-PT-4a-LTLFireability-09 4256839 m, 27421 m/sec, 46674593 t fired, .
[lola][.]
[lola][.] Time elapsed: 161 secs. Pages in use: 35
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 157/513 36/2000 DLCshifumi-PT-4a-LTLFireability-09 4392173 m, 27066 m/sec, 48203271 t fired, .
[lola][.]
[lola][.] Time elapsed: 166 secs. Pages in use: 36
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 162/513 37/2000 DLCshifumi-PT-4a-LTLFireability-09 4529117 m, 27388 m/sec, 49721365 t fired, .
[lola][.]
[lola][.] Time elapsed: 171 secs. Pages in use: 37
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 167/513 38/2000 DLCshifumi-PT-4a-LTLFireability-09 4666739 m, 27524 m/sec, 51233782 t fired, .
[lola][.]
[lola][.] Time elapsed: 176 secs. Pages in use: 38
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 172/513 39/2000 DLCshifumi-PT-4a-LTLFireability-09 4804345 m, 27521 m/sec, 52756061 t fired, .
[lola][.]
[lola][.] Time elapsed: 181 secs. Pages in use: 39
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 177/513 40/2000 DLCshifumi-PT-4a-LTLFireability-09 4942425 m, 27616 m/sec, 54267877 t fired, .
[lola][.]
[lola][.] Time elapsed: 186 secs. Pages in use: 40
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 182/513 41/2000 DLCshifumi-PT-4a-LTLFireability-09 5081541 m, 27823 m/sec, 55759639 t fired, .
[lola][.]
[lola][.] Time elapsed: 191 secs. Pages in use: 41
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 187/513 42/2000 DLCshifumi-PT-4a-LTLFireability-09 5221099 m, 27911 m/sec, 57283392 t fired, .
[lola][.]
[lola][.] Time elapsed: 196 secs. Pages in use: 42
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 192/513 43/2000 DLCshifumi-PT-4a-LTLFireability-09 5358839 m, 27548 m/sec, 58816416 t fired, .
[lola][.]
[lola][.] Time elapsed: 201 secs. Pages in use: 43
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 197/513 44/2000 DLCshifumi-PT-4a-LTLFireability-09 5496153 m, 27462 m/sec, 60338958 t fired, .
[lola][.]
[lola][.] Time elapsed: 206 secs. Pages in use: 44
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 202/513 45/2000 DLCshifumi-PT-4a-LTLFireability-09 5631646 m, 27098 m/sec, 61871204 t fired, .
[lola][.]
[lola][.] Time elapsed: 211 secs. Pages in use: 45
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 207/513 46/2000 DLCshifumi-PT-4a-LTLFireability-09 5767655 m, 27201 m/sec, 63401808 t fired, .
[lola][.]
[lola][.] Time elapsed: 216 secs. Pages in use: 46
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 212/513 48/2000 DLCshifumi-PT-4a-LTLFireability-09 5909639 m, 28396 m/sec, 64940675 t fired, .
[lola][.]
[lola][.] Time elapsed: 221 secs. Pages in use: 48
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 217/513 49/2000 DLCshifumi-PT-4a-LTLFireability-09 6051229 m, 28318 m/sec, 66472479 t fired, .
[lola][.]
[lola][.] Time elapsed: 226 secs. Pages in use: 49
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 222/513 50/2000 DLCshifumi-PT-4a-LTLFireability-09 6189366 m, 27627 m/sec, 68018828 t fired, .
[lola][.]
[lola][.] Time elapsed: 231 secs. Pages in use: 50
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 227/513 51/2000 DLCshifumi-PT-4a-LTLFireability-09 6324709 m, 27068 m/sec, 69551767 t fired, .
[lola][.]
[lola][.] Time elapsed: 236 secs. Pages in use: 51
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 232/513 52/2000 DLCshifumi-PT-4a-LTLFireability-09 6460135 m, 27085 m/sec, 71078604 t fired, .
[lola][.]
[lola][.] Time elapsed: 241 secs. Pages in use: 52
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 237/513 53/2000 DLCshifumi-PT-4a-LTLFireability-09 6588969 m, 25766 m/sec, 72552979 t fired, .
[lola][.]
[lola][.] Time elapsed: 246 secs. Pages in use: 53
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 242/513 54/2000 DLCshifumi-PT-4a-LTLFireability-09 6723934 m, 26993 m/sec, 74090742 t fired, .
[lola][.]
[lola][.] Time elapsed: 251 secs. Pages in use: 54
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 247/513 55/2000 DLCshifumi-PT-4a-LTLFireability-09 6859985 m, 27210 m/sec, 75610101 t fired, .
[lola][.]
[lola][.] Time elapsed: 256 secs. Pages in use: 55
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 252/513 56/2000 DLCshifumi-PT-4a-LTLFireability-09 6995749 m, 27152 m/sec, 77114762 t fired, .
[lola][.]
[lola][.] Time elapsed: 261 secs. Pages in use: 56
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 257/513 57/2000 DLCshifumi-PT-4a-LTLFireability-09 7129387 m, 26727 m/sec, 78629328 t fired, .
[lola][.]
[lola][.] Time elapsed: 266 secs. Pages in use: 57
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 262/513 58/2000 DLCshifumi-PT-4a-LTLFireability-09 7263039 m, 26730 m/sec, 80154476 t fired, .
[lola][.]
[lola][.] Time elapsed: 271 secs. Pages in use: 58
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 267/513 59/2000 DLCshifumi-PT-4a-LTLFireability-09 7396267 m, 26645 m/sec, 81684857 t fired, .
[lola][.]
[lola][.] Time elapsed: 276 secs. Pages in use: 59
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 272/513 60/2000 DLCshifumi-PT-4a-LTLFireability-09 7529865 m, 26719 m/sec, 83221087 t fired, .
[lola][.]
[lola][.] Time elapsed: 281 secs. Pages in use: 60
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 277/513 61/2000 DLCshifumi-PT-4a-LTLFireability-09 7664233 m, 26873 m/sec, 84751174 t fired, .
[lola][.]
[lola][.] Time elapsed: 286 secs. Pages in use: 61
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 282/513 62/2000 DLCshifumi-PT-4a-LTLFireability-09 7796319 m, 26417 m/sec, 86286710 t fired, .
[lola][.]
[lola][.] Time elapsed: 291 secs. Pages in use: 62
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 287/513 64/2000 DLCshifumi-PT-4a-LTLFireability-09 7928715 m, 26479 m/sec, 87807935 t fired, .
[lola][.]
[lola][.] Time elapsed: 296 secs. Pages in use: 64
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 292/513 65/2000 DLCshifumi-PT-4a-LTLFireability-09 8066551 m, 27567 m/sec, 89309097 t fired, .
[lola][.]
[lola][.] Time elapsed: 301 secs. Pages in use: 65
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 297/513 66/2000 DLCshifumi-PT-4a-LTLFireability-09 8204901 m, 27670 m/sec, 90799731 t fired, .
[lola][.]
[lola][.] Time elapsed: 306 secs. Pages in use: 66
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 302/513 67/2000 DLCshifumi-PT-4a-LTLFireability-09 8339108 m, 26841 m/sec, 92317366 t fired, .
[lola][.]
[lola][.] Time elapsed: 311 secs. Pages in use: 67
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 307/513 68/2000 DLCshifumi-PT-4a-LTLFireability-09 8470717 m, 26321 m/sec, 93845844 t fired, .
[lola][.]
[lola][.] Time elapsed: 316 secs. Pages in use: 68
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 312/513 69/2000 DLCshifumi-PT-4a-LTLFireability-09 8605316 m, 26919 m/sec, 95343560 t fired, .
[lola][.]
[lola][.] Time elapsed: 321 secs. Pages in use: 69
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 317/513 70/2000 DLCshifumi-PT-4a-LTLFireability-09 8742069 m, 27350 m/sec, 96816232 t fired, .
[lola][.]
[lola][.] Time elapsed: 326 secs. Pages in use: 70
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 322/513 71/2000 DLCshifumi-PT-4a-LTLFireability-09 8875369 m, 26660 m/sec, 98320947 t fired, .
[lola][.]
[lola][.] Time elapsed: 331 secs. Pages in use: 71
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 327/513 72/2000 DLCshifumi-PT-4a-LTLFireability-09 9011055 m, 27137 m/sec, 99830568 t fired, .
[lola][.]
[lola][.] Time elapsed: 336 secs. Pages in use: 72
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 332/513 73/2000 DLCshifumi-PT-4a-LTLFireability-09 9144347 m, 26658 m/sec, 101344614 t fired, .
[lola][.]
[lola][.] Time elapsed: 341 secs. Pages in use: 73
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 337/513 74/2000 DLCshifumi-PT-4a-LTLFireability-09 9275941 m, 26318 m/sec, 102853475 t fired, .
[lola][.]
[lola][.] Time elapsed: 346 secs. Pages in use: 74
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 342/513 75/2000 DLCshifumi-PT-4a-LTLFireability-09 9408035 m, 26418 m/sec, 104366054 t fired, .
[lola][.]
[lola][.] Time elapsed: 351 secs. Pages in use: 75
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 347/513 76/2000 DLCshifumi-PT-4a-LTLFireability-09 9543089 m, 27010 m/sec, 105852190 t fired, .
[lola][.]
[lola][.] Time elapsed: 356 secs. Pages in use: 76
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 352/513 77/2000 DLCshifumi-PT-4a-LTLFireability-09 9674327 m, 26247 m/sec, 107380622 t fired, .
[lola][.]
[lola][.] Time elapsed: 361 secs. Pages in use: 77
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 357/513 78/2000 DLCshifumi-PT-4a-LTLFireability-09 9808659 m, 26866 m/sec, 108934372 t fired, .
[lola][.]
[lola][.] Time elapsed: 366 secs. Pages in use: 78
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 362/513 79/2000 DLCshifumi-PT-4a-LTLFireability-09 9939743 m, 26216 m/sec, 110444900 t fired, .
[lola][.]
[lola][.] Time elapsed: 371 secs. Pages in use: 79
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 367/513 80/2000 DLCshifumi-PT-4a-LTLFireability-09 10070767 m, 26204 m/sec, 111861709 t fired, .
[lola][.]
[lola][.] Time elapsed: 376 secs. Pages in use: 80
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 372/513 82/2000 DLCshifumi-PT-4a-LTLFireability-09 10208649 m, 27576 m/sec, 113346543 t fired, .
[lola][.]
[lola][.] Time elapsed: 381 secs. Pages in use: 82
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 377/513 83/2000 DLCshifumi-PT-4a-LTLFireability-09 10345187 m, 27307 m/sec, 114837407 t fired, .
[lola][.]
[lola][.] Time elapsed: 386 secs. Pages in use: 83
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 382/513 84/2000 DLCshifumi-PT-4a-LTLFireability-09 10481837 m, 27330 m/sec, 116338022 t fired, .
[lola][.]
[lola][.] Time elapsed: 391 secs. Pages in use: 84
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 387/513 85/2000 DLCshifumi-PT-4a-LTLFireability-09 10616919 m, 27016 m/sec, 117828020 t fired, .
[lola][.]
[lola][.] Time elapsed: 396 secs. Pages in use: 85
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 392/513 86/2000 DLCshifumi-PT-4a-LTLFireability-09 10754805 m, 27577 m/sec, 119324375 t fired, .
[lola][.]
[lola][.] Time elapsed: 401 secs. Pages in use: 86
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 397/513 87/2000 DLCshifumi-PT-4a-LTLFireability-09 10887007 m, 26440 m/sec, 120756719 t fired, .
[lola][.]
[lola][.] Time elapsed: 406 secs. Pages in use: 87
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 402/513 88/2000 DLCshifumi-PT-4a-LTLFireability-09 11023211 m, 27240 m/sec, 122232667 t fired, .
[lola][.]
[lola][.] Time elapsed: 411 secs. Pages in use: 88
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 407/513 89/2000 DLCshifumi-PT-4a-LTLFireability-09 11157943 m, 26946 m/sec, 123720055 t fired, .
[lola][.]
[lola][.] Time elapsed: 416 secs. Pages in use: 89
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 412/513 90/2000 DLCshifumi-PT-4a-LTLFireability-09 11294147 m, 27240 m/sec, 125239792 t fired, .
[lola][.]
[lola][.] Time elapsed: 421 secs. Pages in use: 90
[lola][.] # running tasks: 1 of 4. Visible: 16
[lola][I]  FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
[lola][.] DLCshifumi-PT-4a-LTLFireability-00: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-02: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-03: CONJ false preprocessing
[lola][.] DLCshifumi-PT-4a-LTLFireability-05: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-07: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-08: CONJ false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-11: LTL false LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-13: LTL true LTL model checker
[lola][.] DLCshifumi-PT-4a-LTLFireability-14: CONJ true CONJ
[lola][.] DLCshifumi-PT-4a-LTLFireability-15: LTL false LTL model checker
[lola][.]
[lola][.]  PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
[lola][.] DLCshifumi-PT-4a-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-10: CONJ 0 2 0 0 2 0 0 0
[lola][.] DLCshifumi-PT-4a-LTLFireability-12: CONJ 0 1 0 0 3 0 0 0
[lola][.]
[lola][.]  TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
[lola][.] 44 LTL EXCL 417/513 91/2000 DLCshifumi-PT-4a-LTLFireability-09 11426644 m, 26499 m/sec, 126713886 t fired, .
[lola][.]
[lola][.] Time elapsed: 426 secs. Pages in use: 91
[lola][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 408 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-4a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-4a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276800324"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-4a.tgz
mv DLCshifumi-PT-4a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;