About the Execution of LoLA for DLCshifumi-PT-4a
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16195.840 | 541433.00 | 550631.00 | 1647.70 | FF?T?FTFFT?F??FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276800323.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCshifumi-PT-4a, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276800323
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.4M
-rw-r--r-- 1 mcc users 7.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 86K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.9K Apr 13 09:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 91K Apr 13 09:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.9K Apr 13 08:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 77K Apr 13 08:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.9M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-00
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-01
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-02
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-03
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-04
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-05
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-06
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-07
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-08
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-09
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-10
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-11
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-12
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-13
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-14
FORMULA_NAME DLCshifumi-PT-4a-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717133373094
FORMULA DLCshifumi-PT-4a-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-4a-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717133914527
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 3 DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/FNDP) for 3 DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/EQUN) for 3 DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 3 DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/FNDP) for DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 64 (type EQUN) for DLCshifumi-PT-4a-LTLCardinality-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 65 (type SRCH) for DLCshifumi-PT-4a-LTLCardinality-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/EQUN) for DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 66 (type SKEL/SRCH) for 10 DLCshifumi-PT-4a-LTLCardinality-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type SKEL/SRCH) for DLCshifumi-PT-4a-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 67 (type SKEL/SRCH) for 13 DLCshifumi-PT-4a-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 67 (type SKEL/SRCH) for DLCshifumi-PT-4a-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 35
[[35mlola[0m][I] fired transitions : 89
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 68 (type SKEL/SRCH) for 29 DLCshifumi-PT-4a-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 68 (type SKEL/SRCH) for DLCshifumi-PT-4a-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 86
[[35mlola[0m][I] fired transitions : 86
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] planning for DLCshifumi-PT-4a-LTLCardinality-03 stopped (result already fixed).
[[35mlola[0m][I] planning for DLCshifumi-PT-4a-LTLCardinality-07 stopped (result already fixed).
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 16 DLCshifumi-PT-4a-LTLCardinality-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 35 (type CNST) for 32 DLCshifumi-PT-4a-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 55 (type CNST) for 54 DLCshifumi-PT-4a-LTLCardinality-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 24 (type CNST) for 23 DLCshifumi-PT-4a-LTLCardinality-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 27 (type CNST) for 26 DLCshifumi-PT-4a-LTLCardinality-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 DLCshifumi-PT-4a-LTLCardinality-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 DLCshifumi-PT-4a-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 55 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 58 (type CNST) for 57 DLCshifumi-PT-4a-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 27 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 DLCshifumi-PT-4a-LTLCardinality-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 24 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 69 (type SKEL/SRCH) for 42 DLCshifumi-PT-4a-LTLCardinality-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 35 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 69 (type SKEL/SRCH) for DLCshifumi-PT-4a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 58 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for DLCshifumi-PT-4a-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 73 (type EXCL) for 3 DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] time limit : 513 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 71 (type FNDP) for 3 DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 3 DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type EXCL) for DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 71 (type FNDP) for DLCshifumi-PT-4a-LTLCardinality-01 (obsolete)
[[35mlola[0m][W] CANCELED task # 72 (type EQUN) for DLCshifumi-PT-4a-LTLCardinality-01 (obsolete)
[[35mlola[0m][I] FINISHED task # 71 (type FNDP) for DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for DLCshifumi-PT-4a-LTLCardinality-01
[[35mlola[0m][I] result : unknown
[*** LOG ERROR #0001 ***] [2024-05-31 05:29:42] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 DLCshifumi-PT-4a-LTLCardinality-02
[[35mlola[0m][I] time limit : 718 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for DLCshifumi-PT-4a-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 16 DLCshifumi-PT-4a-LTLCardinality-04
[[35mlola[0m][I] time limit : 897 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for DLCshifumi-PT-4a-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 226
[[35mlola[0m][I] fired transitions : 1296
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 DLCshifumi-PT-4a-LTLCardinality-10
[[35mlola[0m][I] time limit : 1196 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for DLCshifumi-PT-4a-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 52 (type EXCL) for 51 DLCshifumi-PT-4a-LTLCardinality-13
[[35mlola[0m][I] time limit : 1795 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 52 (type EXCL) for DLCshifumi-PT-4a-LTLCardinality-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 DLCshifumi-PT-4a-LTLCardinality-12
[[35mlola[0m][I] time limit : 3590 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 3/3590 1/2000 DLCshifumi-PT-4a-LTLCardinality-12 54571 m, 10914 m/sec, 869205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 8/3590 2/2000 DLCshifumi-PT-4a-LTLCardinality-12 166341 m, 22354 m/sec, 2655261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 13/3590 3/2000 DLCshifumi-PT-4a-LTLCardinality-12 276537 m, 22039 m/sec, 4428558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 18/3590 4/2000 DLCshifumi-PT-4a-LTLCardinality-12 384202 m, 21533 m/sec, 6220927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 23/3590 5/2000 DLCshifumi-PT-4a-LTLCardinality-12 486522 m, 20464 m/sec, 7858958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 28/3590 6/2000 DLCshifumi-PT-4a-LTLCardinality-12 596611 m, 22017 m/sec, 9646360 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 33/3590 7/2000 DLCshifumi-PT-4a-LTLCardinality-12 705682 m, 21814 m/sec, 11447625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 38/3590 8/2000 DLCshifumi-PT-4a-LTLCardinality-12 815479 m, 21959 m/sec, 13251225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 43/3590 10/2000 DLCshifumi-PT-4a-LTLCardinality-12 925565 m, 22017 m/sec, 15021332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 48/3590 11/2000 DLCshifumi-PT-4a-LTLCardinality-12 1034850 m, 21857 m/sec, 16802577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 53/3590 12/2000 DLCshifumi-PT-4a-LTLCardinality-12 1142677 m, 21565 m/sec, 18592272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 58/3590 13/2000 DLCshifumi-PT-4a-LTLCardinality-12 1250751 m, 21614 m/sec, 20345366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 63/3590 14/2000 DLCshifumi-PT-4a-LTLCardinality-12 1359625 m, 21774 m/sec, 22092773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 68/3590 15/2000 DLCshifumi-PT-4a-LTLCardinality-12 1465180 m, 21111 m/sec, 23855423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 73/3590 16/2000 DLCshifumi-PT-4a-LTLCardinality-12 1572476 m, 21459 m/sec, 25612299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 78/3590 17/2000 DLCshifumi-PT-4a-LTLCardinality-12 1680858 m, 21676 m/sec, 27348691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 83/3590 18/2000 DLCshifumi-PT-4a-LTLCardinality-12 1787746 m, 21377 m/sec, 29108266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 88/3590 19/2000 DLCshifumi-PT-4a-LTLCardinality-12 1893754 m, 21201 m/sec, 30879160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 93/3590 20/2000 DLCshifumi-PT-4a-LTLCardinality-12 2003630 m, 21975 m/sec, 32660186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 98/3590 21/2000 DLCshifumi-PT-4a-LTLCardinality-12 2108791 m, 21032 m/sec, 34433653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 103/3590 22/2000 DLCshifumi-PT-4a-LTLCardinality-12 2212126 m, 20667 m/sec, 36202556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 108/3590 23/2000 DLCshifumi-PT-4a-LTLCardinality-12 2317801 m, 21135 m/sec, 37942303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 113/3590 24/2000 DLCshifumi-PT-4a-LTLCardinality-12 2420853 m, 20610 m/sec, 39704575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 118/3590 25/2000 DLCshifumi-PT-4a-LTLCardinality-12 2523230 m, 20475 m/sec, 41467292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 123/3590 26/2000 DLCshifumi-PT-4a-LTLCardinality-12 2628273 m, 21008 m/sec, 43229744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 128/3590 27/2000 DLCshifumi-PT-4a-LTLCardinality-12 2734525 m, 21250 m/sec, 44987890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 133/3590 28/2000 DLCshifumi-PT-4a-LTLCardinality-12 2839527 m, 21000 m/sec, 46723939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 138/3590 29/2000 DLCshifumi-PT-4a-LTLCardinality-12 2944643 m, 21023 m/sec, 48465690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 143/3590 30/2000 DLCshifumi-PT-4a-LTLCardinality-12 3047179 m, 20507 m/sec, 50226238 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 148/3590 31/2000 DLCshifumi-PT-4a-LTLCardinality-12 3151254 m, 20815 m/sec, 51978756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 153/3590 32/2000 DLCshifumi-PT-4a-LTLCardinality-12 3254398 m, 20628 m/sec, 53737446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 158/3590 33/2000 DLCshifumi-PT-4a-LTLCardinality-12 3362152 m, 21550 m/sec, 55464263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 163/3590 34/2000 DLCshifumi-PT-4a-LTLCardinality-12 3467595 m, 21088 m/sec, 57189424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 168/3590 35/2000 DLCshifumi-PT-4a-LTLCardinality-12 3573474 m, 21175 m/sec, 58887462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 173/3590 36/2000 DLCshifumi-PT-4a-LTLCardinality-12 3674989 m, 20303 m/sec, 60554419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 178/3590 37/2000 DLCshifumi-PT-4a-LTLCardinality-12 3776472 m, 20296 m/sec, 62226222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 183/3590 38/2000 DLCshifumi-PT-4a-LTLCardinality-12 3879592 m, 20624 m/sec, 63908676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 188/3590 39/2000 DLCshifumi-PT-4a-LTLCardinality-12 3985723 m, 21226 m/sec, 65613291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 193/3590 40/2000 DLCshifumi-PT-4a-LTLCardinality-12 4089830 m, 20821 m/sec, 67312676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 198/3590 41/2000 DLCshifumi-PT-4a-LTLCardinality-12 4190437 m, 20121 m/sec, 68997273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 203/3590 42/2000 DLCshifumi-PT-4a-LTLCardinality-12 4292706 m, 20453 m/sec, 70717062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 208/3590 43/2000 DLCshifumi-PT-4a-LTLCardinality-12 4394844 m, 20427 m/sec, 72445717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 213/3590 44/2000 DLCshifumi-PT-4a-LTLCardinality-12 4495686 m, 20168 m/sec, 74161737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 218/3590 45/2000 DLCshifumi-PT-4a-LTLCardinality-12 4601036 m, 21070 m/sec, 75864426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 223/3590 46/2000 DLCshifumi-PT-4a-LTLCardinality-12 4702274 m, 20247 m/sec, 77592248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 228/3590 47/2000 DLCshifumi-PT-4a-LTLCardinality-12 4803554 m, 20256 m/sec, 79315788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 233/3590 48/2000 DLCshifumi-PT-4a-LTLCardinality-12 4906476 m, 20584 m/sec, 81043653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 238/3590 49/2000 DLCshifumi-PT-4a-LTLCardinality-12 5011939 m, 21092 m/sec, 82781521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 243/3590 50/2000 DLCshifumi-PT-4a-LTLCardinality-12 5113799 m, 20372 m/sec, 84496262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 248/3590 51/2000 DLCshifumi-PT-4a-LTLCardinality-12 5216990 m, 20638 m/sec, 86171492 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 253/3590 52/2000 DLCshifumi-PT-4a-LTLCardinality-12 5316417 m, 19885 m/sec, 87895636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 258/3590 53/2000 DLCshifumi-PT-4a-LTLCardinality-12 5415777 m, 19872 m/sec, 89626293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 263/3590 54/2000 DLCshifumi-PT-4a-LTLCardinality-12 5515074 m, 19859 m/sec, 91358004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 268/3590 55/2000 DLCshifumi-PT-4a-LTLCardinality-12 5616343 m, 20253 m/sec, 93090350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 273/3590 56/2000 DLCshifumi-PT-4a-LTLCardinality-12 5722169 m, 21165 m/sec, 94779607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 278/3590 57/2000 DLCshifumi-PT-4a-LTLCardinality-12 5828643 m, 21294 m/sec, 96486998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 283/3590 58/2000 DLCshifumi-PT-4a-LTLCardinality-12 5933516 m, 20974 m/sec, 98194443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 288/3590 59/2000 DLCshifumi-PT-4a-LTLCardinality-12 6029432 m, 19183 m/sec, 99748267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 293/3590 60/2000 DLCshifumi-PT-4a-LTLCardinality-12 6135039 m, 21121 m/sec, 101453363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 298/3590 61/2000 DLCshifumi-PT-4a-LTLCardinality-12 6239567 m, 20905 m/sec, 103157467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 303/3590 62/2000 DLCshifumi-PT-4a-LTLCardinality-12 6342837 m, 20654 m/sec, 104868346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 308/3590 63/2000 DLCshifumi-PT-4a-LTLCardinality-12 6446147 m, 20662 m/sec, 106580437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 313/3590 64/2000 DLCshifumi-PT-4a-LTLCardinality-12 6548298 m, 20430 m/sec, 108278596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 318/3590 65/2000 DLCshifumi-PT-4a-LTLCardinality-12 6649052 m, 20150 m/sec, 109982365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 323/3590 66/2000 DLCshifumi-PT-4a-LTLCardinality-12 6750961 m, 20381 m/sec, 111688646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 328/3590 67/2000 DLCshifumi-PT-4a-LTLCardinality-12 6851531 m, 20114 m/sec, 113380290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 333/3590 68/2000 DLCshifumi-PT-4a-LTLCardinality-12 6951164 m, 19926 m/sec, 115083595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 338/3590 68/2000 DLCshifumi-PT-4a-LTLCardinality-12 7051563 m, 20079 m/sec, 116793133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 343/3590 69/2000 DLCshifumi-PT-4a-LTLCardinality-12 7151822 m, 20051 m/sec, 118498418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 348/3590 70/2000 DLCshifumi-PT-4a-LTLCardinality-12 7253398 m, 20315 m/sec, 120194756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 353/3590 71/2000 DLCshifumi-PT-4a-LTLCardinality-12 7356567 m, 20633 m/sec, 121891415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 358/3590 72/2000 DLCshifumi-PT-4a-LTLCardinality-12 7456063 m, 19899 m/sec, 123602890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 363/3590 73/2000 DLCshifumi-PT-4a-LTLCardinality-12 7554987 m, 19784 m/sec, 125314077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 368/3590 74/2000 DLCshifumi-PT-4a-LTLCardinality-12 7659550 m, 20912 m/sec, 126997584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 373/3590 75/2000 DLCshifumi-PT-4a-LTLCardinality-12 7764102 m, 20910 m/sec, 128715220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 378/3590 76/2000 DLCshifumi-PT-4a-LTLCardinality-12 7868211 m, 20821 m/sec, 130422135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 383/3590 77/2000 DLCshifumi-PT-4a-LTLCardinality-12 7973803 m, 21118 m/sec, 132118520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 388/3590 78/2000 DLCshifumi-PT-4a-LTLCardinality-12 8076459 m, 20531 m/sec, 133810206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 393/3590 79/2000 DLCshifumi-PT-4a-LTLCardinality-12 8179135 m, 20535 m/sec, 135498093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 398/3590 80/2000 DLCshifumi-PT-4a-LTLCardinality-12 8283334 m, 20839 m/sec, 137168809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 403/3590 81/2000 DLCshifumi-PT-4a-LTLCardinality-12 8385957 m, 20524 m/sec, 138854996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 408/3590 82/2000 DLCshifumi-PT-4a-LTLCardinality-12 8486924 m, 20193 m/sec, 140540866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 413/3590 83/2000 DLCshifumi-PT-4a-LTLCardinality-12 8587511 m, 20117 m/sec, 142216893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 418/3590 84/2000 DLCshifumi-PT-4a-LTLCardinality-12 8688537 m, 20205 m/sec, 143906751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 423/3590 85/2000 DLCshifumi-PT-4a-LTLCardinality-12 8792451 m, 20782 m/sec, 145598050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 428/3590 86/2000 DLCshifumi-PT-4a-LTLCardinality-12 8894090 m, 20327 m/sec, 147274188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 433/3590 87/2000 DLCshifumi-PT-4a-LTLCardinality-12 8997944 m, 20770 m/sec, 148964501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 438/3590 88/2000 DLCshifumi-PT-4a-LTLCardinality-12 9101974 m, 20806 m/sec, 150653346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 443/3590 89/2000 DLCshifumi-PT-4a-LTLCardinality-12 9203512 m, 20307 m/sec, 152335405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 448/3590 90/2000 DLCshifumi-PT-4a-LTLCardinality-12 9302716 m, 19840 m/sec, 154024416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 453/3590 91/2000 DLCshifumi-PT-4a-LTLCardinality-12 9402862 m, 20029 m/sec, 155721751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 458/3590 92/2000 DLCshifumi-PT-4a-LTLCardinality-12 9501973 m, 19822 m/sec, 157411403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 463/3590 93/2000 DLCshifumi-PT-4a-LTLCardinality-12 9600816 m, 19768 m/sec, 159112816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 468/3590 94/2000 DLCshifumi-PT-4a-LTLCardinality-12 9704581 m, 20753 m/sec, 160812204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 473/3590 95/2000 DLCshifumi-PT-4a-LTLCardinality-12 9806495 m, 20382 m/sec, 162482849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 478/3590 96/2000 DLCshifumi-PT-4a-LTLCardinality-12 9905285 m, 19758 m/sec, 164153170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 483/3590 97/2000 DLCshifumi-PT-4a-LTLCardinality-12 10005486 m, 20040 m/sec, 165849677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 488/3590 98/2000 DLCshifumi-PT-4a-LTLCardinality-12 10104865 m, 19875 m/sec, 167550676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 493/3590 99/2000 DLCshifumi-PT-4a-LTLCardinality-12 10201808 m, 19388 m/sec, 169243715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 498/3590 100/2000 DLCshifumi-PT-4a-LTLCardinality-12 10301355 m, 19909 m/sec, 170955270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 503/3590 101/2000 DLCshifumi-PT-4a-LTLCardinality-12 10405083 m, 20745 m/sec, 172658889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 508/3590 101/2000 DLCshifumi-PT-4a-LTLCardinality-12 10504413 m, 19866 m/sec, 174366039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 513/3590 102/2000 DLCshifumi-PT-4a-LTLCardinality-12 10605070 m, 20131 m/sec, 176061816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 518/3590 103/2000 DLCshifumi-PT-4a-LTLCardinality-12 10704220 m, 19830 m/sec, 177755229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 523/3590 104/2000 DLCshifumi-PT-4a-LTLCardinality-12 10805223 m, 20200 m/sec, 179451125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-01: CONJ false state space[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-06: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-07: LTL/CTL false skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-08: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-10: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-11: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-4a-LTLCardinality-13: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-14: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-4a-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-4a-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 LTL EXCL 528/3590 105/2000 DLCshifumi-PT-4a-LTLCardinality-12 10902691 m, 19493 m/sec, 181123359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-4a"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-4a, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276800323"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-4a.tgz
mv DLCshifumi-PT-4a execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;