About the Execution of LoLA for DLCshifumi-PT-3b
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2635.556 | 1357149.00 | 1433546.00 | 4356.50 | TFFFFFF?TFF?FFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276800316.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCshifumi-PT-3b, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276800316
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.7M
-rw-r--r-- 1 mcc users 7.4K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 67K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Apr 13 05:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 157K Apr 13 05:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Apr 13 05:56 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 43K Apr 13 05:56 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.3M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-00
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-01
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-02
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-03
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-04
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-05
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-06
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-07
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-08
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-09
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-10
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-11
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-12
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-13
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-14
FORMULA_NAME DLCshifumi-PT-3b-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717128351687
FORMULA DLCshifumi-PT-3b-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-3b-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-01: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mDLCshifumi-PT-3b-LTLFireability-07: LTL unknown AGGR[0m
[[35mlola[0m] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-09: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m] [1m[33mDLCshifumi-PT-3b-LTLFireability-11: LTL unknown AGGR[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 1357 secs. Pages in use: 58
BK_STOP 1717129708836
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 7 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-03: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 12 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-03: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 17 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-02: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-03: CONJ 0 0 0 0 4 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 22 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 DLCshifumi-PT-3b-LTLFireability-06
[[35mlola[0m][I] time limit : 132 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 69 (type FNDP) for 13 DLCshifumi-PT-3b-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 13 DLCshifumi-PT-3b-LTLFireability-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 69 (type FNDP) for DLCshifumi-PT-3b-LTLFireability-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for DLCshifumi-PT-3b-LTLFireability-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for DLCshifumi-PT-3b-LTLFireability-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-12: CONJ 0 1 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 2/155 1/2000 DLCshifumi-PT-3b-LTLFireability-06 5566 m, 1113 m/sec, 14932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 27 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[*** LOG ERROR #0001 ***] [2024-05-31 04:06:20] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 7/178 1/2000 DLCshifumi-PT-3b-LTLFireability-06 20378 m, 2962 m/sec, 55202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 32 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-02: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 12/210 1/2000 DLCshifumi-PT-3b-LTLFireability-06 38272 m, 3578 m/sec, 103545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 37 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-02: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-12: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 LTL EXCL 17/210 1/2000 DLCshifumi-PT-3b-LTLFireability-06 75490 m, 7443 m/sec, 204906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 42 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 89060
[[35mlola[0m][I] fired transitions : 241890
[[35mlola[0m][I] time used : 19
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 DLCshifumi-PT-3b-LTLFireability-14
[[35mlola[0m][I] time limit : 222 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1394
[[35mlola[0m][I] fired transitions : 1394
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 DLCshifumi-PT-3b-LTLFireability-10
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1176
[[35mlola[0m][I] fired transitions : 1176
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 DLCshifumi-PT-3b-LTLFireability-08
[[35mlola[0m][I] time limit : 254 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 DLCshifumi-PT-3b-LTLFireability-05
[[35mlola[0m][I] time limit : 273 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1394
[[35mlola[0m][I] fired transitions : 1394
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 6 DLCshifumi-PT-3b-LTLFireability-02
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1394
[[35mlola[0m][I] fired transitions : 1394
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 DLCshifumi-PT-3b-LTLFireability-00
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 9
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 52 DLCshifumi-PT-3b-LTLFireability-12
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 2395
[[35mlola[0m][I] fired transitions : 7576
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DLCshifumi-PT-3b-LTLFireability-07
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 3/508 1/2000 DLCshifumi-PT-3b-LTLFireability-07 13187 m, 2637 m/sec, 40147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 47 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 8/508 1/2000 DLCshifumi-PT-3b-LTLFireability-07 48829 m, 7128 m/sec, 148283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 52 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 13/508 1/2000 DLCshifumi-PT-3b-LTLFireability-07 85592 m, 7352 m/sec, 260387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 18/508 2/2000 DLCshifumi-PT-3b-LTLFireability-07 123154 m, 7512 m/sec, 376900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 62 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 23/508 2/2000 DLCshifumi-PT-3b-LTLFireability-07 159552 m, 7279 m/sec, 487676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 67 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 28/508 2/2000 DLCshifumi-PT-3b-LTLFireability-07 198616 m, 7812 m/sec, 608606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 72 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 33/508 2/2000 DLCshifumi-PT-3b-LTLFireability-07 233996 m, 7076 m/sec, 716082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 77 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 38/508 3/2000 DLCshifumi-PT-3b-LTLFireability-07 270307 m, 7262 m/sec, 827618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 82 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 43/508 3/2000 DLCshifumi-PT-3b-LTLFireability-07 306877 m, 7314 m/sec, 940184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 87 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 48/508 3/2000 DLCshifumi-PT-3b-LTLFireability-07 343335 m, 7291 m/sec, 1052368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 92 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 53/508 4/2000 DLCshifumi-PT-3b-LTLFireability-07 381159 m, 7564 m/sec, 1169483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 97 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 58/508 4/2000 DLCshifumi-PT-3b-LTLFireability-07 420061 m, 7780 m/sec, 1289758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 102 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 63/508 4/2000 DLCshifumi-PT-3b-LTLFireability-07 455103 m, 7008 m/sec, 1397232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 107 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 68/508 5/2000 DLCshifumi-PT-3b-LTLFireability-07 489490 m, 6877 m/sec, 1502737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 112 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 73/508 5/2000 DLCshifumi-PT-3b-LTLFireability-07 526086 m, 7319 m/sec, 1616454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 117 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 78/508 5/2000 DLCshifumi-PT-3b-LTLFireability-07 561168 m, 7016 m/sec, 1723771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 122 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 83/508 5/2000 DLCshifumi-PT-3b-LTLFireability-07 598268 m, 7420 m/sec, 1838286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 127 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 88/508 6/2000 DLCshifumi-PT-3b-LTLFireability-07 636422 m, 7630 m/sec, 1955466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 132 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 93/508 6/2000 DLCshifumi-PT-3b-LTLFireability-07 675390 m, 7793 m/sec, 2077244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 137 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 98/508 6/2000 DLCshifumi-PT-3b-LTLFireability-07 710559 m, 7033 m/sec, 2185318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 142 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 103/508 7/2000 DLCshifumi-PT-3b-LTLFireability-07 744666 m, 6821 m/sec, 2288954 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 147 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 108/508 7/2000 DLCshifumi-PT-3b-LTLFireability-07 780699 m, 7206 m/sec, 2400410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 152 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 113/508 7/2000 DLCshifumi-PT-3b-LTLFireability-07 816097 m, 7079 m/sec, 2509144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 157 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 118/508 8/2000 DLCshifumi-PT-3b-LTLFireability-07 850170 m, 6814 m/sec, 2614499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 162 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 123/508 8/2000 DLCshifumi-PT-3b-LTLFireability-07 884546 m, 6875 m/sec, 2719497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 167 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 128/508 8/2000 DLCshifumi-PT-3b-LTLFireability-07 917233 m, 6537 m/sec, 2819274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 172 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 133/508 8/2000 DLCshifumi-PT-3b-LTLFireability-07 951216 m, 6796 m/sec, 2924945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 177 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 138/508 9/2000 DLCshifumi-PT-3b-LTLFireability-07 984317 m, 6620 m/sec, 3026309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 182 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 143/508 9/2000 DLCshifumi-PT-3b-LTLFireability-07 1020494 m, 7235 m/sec, 3137325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 187 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 148/508 9/2000 DLCshifumi-PT-3b-LTLFireability-07 1058665 m, 7634 m/sec, 3255865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 192 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 153/508 10/2000 DLCshifumi-PT-3b-LTLFireability-07 1096777 m, 7622 m/sec, 3373703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 197 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 158/508 10/2000 DLCshifumi-PT-3b-LTLFireability-07 1135877 m, 7820 m/sec, 3494665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 202 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 163/508 10/2000 DLCshifumi-PT-3b-LTLFireability-07 1173891 m, 7602 m/sec, 3613441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 207 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 168/508 11/2000 DLCshifumi-PT-3b-LTLFireability-07 1211787 m, 7579 m/sec, 3730057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 212 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 173/508 11/2000 DLCshifumi-PT-3b-LTLFireability-07 1248731 m, 7388 m/sec, 3844927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 217 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 178/508 11/2000 DLCshifumi-PT-3b-LTLFireability-07 1287142 m, 7682 m/sec, 3963168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 222 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 183/508 11/2000 DLCshifumi-PT-3b-LTLFireability-07 1325379 m, 7647 m/sec, 4083272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 227 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 188/508 12/2000 DLCshifumi-PT-3b-LTLFireability-07 1363284 m, 7581 m/sec, 4199735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 232 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 193/508 12/2000 DLCshifumi-PT-3b-LTLFireability-07 1401487 m, 7640 m/sec, 4317056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 237 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 198/508 12/2000 DLCshifumi-PT-3b-LTLFireability-07 1440095 m, 7721 m/sec, 4436113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 242 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 203/508 13/2000 DLCshifumi-PT-3b-LTLFireability-07 1478551 m, 7691 m/sec, 4554546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 247 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 208/508 13/2000 DLCshifumi-PT-3b-LTLFireability-07 1516901 m, 7670 m/sec, 4674181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 252 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 213/508 13/2000 DLCshifumi-PT-3b-LTLFireability-07 1555587 m, 7737 m/sec, 4795489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 257 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 218/508 14/2000 DLCshifumi-PT-3b-LTLFireability-07 1594598 m, 7802 m/sec, 4917899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 262 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 223/508 14/2000 DLCshifumi-PT-3b-LTLFireability-07 1633643 m, 7809 m/sec, 5039370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 267 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 228/508 14/2000 DLCshifumi-PT-3b-LTLFireability-07 1672038 m, 7679 m/sec, 5157614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 272 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 233/508 15/2000 DLCshifumi-PT-3b-LTLFireability-07 1710297 m, 7651 m/sec, 5275068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 277 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 238/508 15/2000 DLCshifumi-PT-3b-LTLFireability-07 1748761 m, 7692 m/sec, 5396654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 282 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 243/508 15/2000 DLCshifumi-PT-3b-LTLFireability-07 1788092 m, 7866 m/sec, 5519868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 287 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 248/508 16/2000 DLCshifumi-PT-3b-LTLFireability-07 1827846 m, 7950 m/sec, 5643506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 292 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 253/508 16/2000 DLCshifumi-PT-3b-LTLFireability-07 1865901 m, 7611 m/sec, 5761382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 297 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 258/508 16/2000 DLCshifumi-PT-3b-LTLFireability-07 1904654 m, 7750 m/sec, 5882450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 302 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 263/508 17/2000 DLCshifumi-PT-3b-LTLFireability-07 1943356 m, 7740 m/sec, 6003928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 307 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 268/508 17/2000 DLCshifumi-PT-3b-LTLFireability-07 1982130 m, 7754 m/sec, 6123606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 312 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 273/508 17/2000 DLCshifumi-PT-3b-LTLFireability-07 2020953 m, 7764 m/sec, 6244350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 317 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 278/508 17/2000 DLCshifumi-PT-3b-LTLFireability-07 2059968 m, 7803 m/sec, 6367976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 322 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 283/508 18/2000 DLCshifumi-PT-3b-LTLFireability-07 2098895 m, 7785 m/sec, 6490355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 327 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 288/508 18/2000 DLCshifumi-PT-3b-LTLFireability-07 2138531 m, 7927 m/sec, 6615481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 332 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 293/508 18/2000 DLCshifumi-PT-3b-LTLFireability-07 2177968 m, 7887 m/sec, 6738367 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 337 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 298/508 19/2000 DLCshifumi-PT-3b-LTLFireability-07 2217793 m, 7965 m/sec, 6862724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 342 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 303/508 19/2000 DLCshifumi-PT-3b-LTLFireability-07 2257020 m, 7845 m/sec, 6983840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 347 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 308/508 19/2000 DLCshifumi-PT-3b-LTLFireability-07 2297804 m, 8156 m/sec, 7111376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 352 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 313/508 20/2000 DLCshifumi-PT-3b-LTLFireability-07 2337836 m, 8006 m/sec, 7236333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 357 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 318/508 20/2000 DLCshifumi-PT-3b-LTLFireability-07 2378097 m, 8052 m/sec, 7361631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 362 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 323/508 20/2000 DLCshifumi-PT-3b-LTLFireability-07 2418502 m, 8081 m/sec, 7488014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 367 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 328/508 21/2000 DLCshifumi-PT-3b-LTLFireability-07 2457860 m, 7871 m/sec, 7611611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 372 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 333/508 21/2000 DLCshifumi-PT-3b-LTLFireability-07 2497995 m, 8027 m/sec, 7738053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 377 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 338/508 21/2000 DLCshifumi-PT-3b-LTLFireability-07 2536731 m, 7747 m/sec, 7857770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 382 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 343/508 22/2000 DLCshifumi-PT-3b-LTLFireability-07 2577512 m, 8156 m/sec, 7984653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 387 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 348/508 22/2000 DLCshifumi-PT-3b-LTLFireability-07 2617336 m, 7964 m/sec, 8108226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 392 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 353/508 22/2000 DLCshifumi-PT-3b-LTLFireability-07 2657277 m, 7988 m/sec, 8233323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 397 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 358/508 23/2000 DLCshifumi-PT-3b-LTLFireability-07 2698220 m, 8188 m/sec, 8360523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 402 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 363/508 23/2000 DLCshifumi-PT-3b-LTLFireability-07 2738484 m, 8052 m/sec, 8485800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 407 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 368/508 23/2000 DLCshifumi-PT-3b-LTLFireability-07 2779637 m, 8230 m/sec, 8613803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 412 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 373/508 24/2000 DLCshifumi-PT-3b-LTLFireability-07 2821162 m, 8305 m/sec, 8742875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 417 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 378/508 24/2000 DLCshifumi-PT-3b-LTLFireability-07 2860792 m, 7926 m/sec, 8866498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 422 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 383/508 24/2000 DLCshifumi-PT-3b-LTLFireability-07 2900486 m, 7938 m/sec, 8989051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 427 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 388/508 25/2000 DLCshifumi-PT-3b-LTLFireability-07 2941465 m, 8195 m/sec, 9117322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 432 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 393/508 25/2000 DLCshifumi-PT-3b-LTLFireability-07 2980769 m, 7860 m/sec, 9240509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 437 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 398/508 25/2000 DLCshifumi-PT-3b-LTLFireability-07 3019430 m, 7732 m/sec, 9361535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 442 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 403/508 26/2000 DLCshifumi-PT-3b-LTLFireability-07 3059026 m, 7919 m/sec, 9487663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 447 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 408/508 26/2000 DLCshifumi-PT-3b-LTLFireability-07 3099757 m, 8146 m/sec, 9617948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 452 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 413/508 26/2000 DLCshifumi-PT-3b-LTLFireability-07 3141675 m, 8383 m/sec, 9749964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 457 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 418/508 27/2000 DLCshifumi-PT-3b-LTLFireability-07 3182379 m, 8140 m/sec, 9876968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 462 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 423/508 27/2000 DLCshifumi-PT-3b-LTLFireability-07 3218554 m, 7235 m/sec, 9987766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 467 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 428/508 27/2000 DLCshifumi-PT-3b-LTLFireability-07 3256852 m, 7659 m/sec, 10106460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 472 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 433/508 28/2000 DLCshifumi-PT-3b-LTLFireability-07 3292817 m, 7193 m/sec, 10217036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 477 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 438/508 28/2000 DLCshifumi-PT-3b-LTLFireability-07 3328641 m, 7164 m/sec, 10327064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 443/508 28/2000 DLCshifumi-PT-3b-LTLFireability-07 3365266 m, 7325 m/sec, 10439140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 448/508 28/2000 DLCshifumi-PT-3b-LTLFireability-07 3404052 m, 7757 m/sec, 10559572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 453/508 29/2000 DLCshifumi-PT-3b-LTLFireability-07 3439531 m, 7095 m/sec, 10667648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 458/508 29/2000 DLCshifumi-PT-3b-LTLFireability-07 3477651 m, 7624 m/sec, 10786116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 463/508 29/2000 DLCshifumi-PT-3b-LTLFireability-07 3515234 m, 7516 m/sec, 10902065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 468/508 30/2000 DLCshifumi-PT-3b-LTLFireability-07 3551321 m, 7217 m/sec, 11012501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 473/508 30/2000 DLCshifumi-PT-3b-LTLFireability-07 3587286 m, 7193 m/sec, 11122861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 478/508 30/2000 DLCshifumi-PT-3b-LTLFireability-07 3624110 m, 7364 m/sec, 11236427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 483/508 31/2000 DLCshifumi-PT-3b-LTLFireability-07 3661408 m, 7459 m/sec, 11351472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 488/508 31/2000 DLCshifumi-PT-3b-LTLFireability-07 3696433 m, 7005 m/sec, 11458766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 493/508 31/2000 DLCshifumi-PT-3b-LTLFireability-07 3732133 m, 7140 m/sec, 11567632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 498/508 31/2000 DLCshifumi-PT-3b-LTLFireability-07 3770376 m, 7648 m/sec, 11685473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 503/508 32/2000 DLCshifumi-PT-3b-LTLFireability-07 3808977 m, 7720 m/sec, 11804548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 508/508 32/2000 DLCshifumi-PT-3b-LTLFireability-07 3851267 m, 8458 m/sec, 11933748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 38 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 66 (type EXCL) for 65 DLCshifumi-PT-3b-LTLFireability-15
[[35mlola[0m][I] time limit : 507 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DLCshifumi-PT-3b-LTLFireability-07
[[35mlola[0m][I] time limit : 3043 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 66 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 244
[[35mlola[0m][I] fired transitions : 244
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 5/507 1/5 DLCshifumi-PT-3b-LTLFireability-07 28930 m, -764467 m/sec, 87837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 10/507 1/5 DLCshifumi-PT-3b-LTLFireability-07 66747 m, 7563 m/sec, 203298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 15/507 1/5 DLCshifumi-PT-3b-LTLFireability-07 104578 m, 7566 m/sec, 318819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 20/507 2/5 DLCshifumi-PT-3b-LTLFireability-07 142769 m, 7638 m/sec, 436485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 25/507 2/5 DLCshifumi-PT-3b-LTLFireability-07 181179 m, 7682 m/sec, 554478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 30/507 2/5 DLCshifumi-PT-3b-LTLFireability-07 220542 m, 7872 m/sec, 675161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 35/507 3/5 DLCshifumi-PT-3b-LTLFireability-07 256996 m, 7290 m/sec, 786668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 40/507 3/5 DLCshifumi-PT-3b-LTLFireability-07 295242 m, 7649 m/sec, 905078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 45/507 3/5 DLCshifumi-PT-3b-LTLFireability-07 332789 m, 7509 m/sec, 1020033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 50/507 4/5 DLCshifumi-PT-3b-LTLFireability-07 371362 m, 7714 m/sec, 1139013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 55/507 4/5 DLCshifumi-PT-3b-LTLFireability-07 412404 m, 8208 m/sec, 1266538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 60/507 4/5 DLCshifumi-PT-3b-LTLFireability-07 448591 m, 7237 m/sec, 1377140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 65/507 5/5 DLCshifumi-PT-3b-LTLFireability-07 484499 m, 7181 m/sec, 1487455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 70/507 5/5 DLCshifumi-PT-3b-LTLFireability-07 522047 m, 7509 m/sec, 1603660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 75/507 5/5 DLCshifumi-PT-3b-LTLFireability-07 558307 m, 7252 m/sec, 1715009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 80/507 5/5 DLCshifumi-PT-3b-LTLFireability-07 596636 m, 7665 m/sec, 1833232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 38 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 DLCshifumi-PT-3b-LTLFireability-11
[[35mlola[0m][I] time limit : 591 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 5/591 1/2000 DLCshifumi-PT-3b-LTLFireability-11 38540 m, 7708 m/sec, 104842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 10/591 1/2000 DLCshifumi-PT-3b-LTLFireability-11 80585 m, 8409 m/sec, 223732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 15/591 2/2000 DLCshifumi-PT-3b-LTLFireability-11 125332 m, 8949 m/sec, 350854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 20/591 2/2000 DLCshifumi-PT-3b-LTLFireability-11 160431 m, 7019 m/sec, 434994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 25/591 2/2000 DLCshifumi-PT-3b-LTLFireability-11 184781 m, 4870 m/sec, 481259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 30/591 2/2000 DLCshifumi-PT-3b-LTLFireability-11 209123 m, 4868 m/sec, 528117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 35/591 2/2000 DLCshifumi-PT-3b-LTLFireability-11 230175 m, 4210 m/sec, 568014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 40/591 3/2000 DLCshifumi-PT-3b-LTLFireability-11 252395 m, 4444 m/sec, 611240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 45/591 3/2000 DLCshifumi-PT-3b-LTLFireability-11 275652 m, 4651 m/sec, 658161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 50/591 3/2000 DLCshifumi-PT-3b-LTLFireability-11 297656 m, 4400 m/sec, 701678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 55/591 3/2000 DLCshifumi-PT-3b-LTLFireability-11 319928 m, 4454 m/sec, 745864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 60/591 3/2000 DLCshifumi-PT-3b-LTLFireability-11 341538 m, 4322 m/sec, 788875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 65/591 4/2000 DLCshifumi-PT-3b-LTLFireability-11 360693 m, 3831 m/sec, 825086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 70/591 4/2000 DLCshifumi-PT-3b-LTLFireability-11 380980 m, 4057 m/sec, 864842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 75/591 4/2000 DLCshifumi-PT-3b-LTLFireability-11 400588 m, 3921 m/sec, 902498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 80/591 4/2000 DLCshifumi-PT-3b-LTLFireability-11 420390 m, 3960 m/sec, 941276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 85/591 4/2000 DLCshifumi-PT-3b-LTLFireability-11 440385 m, 3999 m/sec, 980380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 90/591 4/2000 DLCshifumi-PT-3b-LTLFireability-11 459764 m, 3875 m/sec, 1017085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 95/591 5/2000 DLCshifumi-PT-3b-LTLFireability-11 479797 m, 4006 m/sec, 1056373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 100/591 5/2000 DLCshifumi-PT-3b-LTLFireability-11 499358 m, 3912 m/sec, 1094042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 105/591 5/2000 DLCshifumi-PT-3b-LTLFireability-11 518782 m, 3884 m/sec, 1131354 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 110/591 5/2000 DLCshifumi-PT-3b-LTLFireability-11 538307 m, 3905 m/sec, 1168937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 115/591 5/2000 DLCshifumi-PT-3b-LTLFireability-11 558228 m, 3984 m/sec, 1207810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 120/591 5/2000 DLCshifumi-PT-3b-LTLFireability-11 578211 m, 3996 m/sec, 1246886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 125/591 6/2000 DLCshifumi-PT-3b-LTLFireability-11 598461 m, 4050 m/sec, 1287679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 130/591 6/2000 DLCshifumi-PT-3b-LTLFireability-11 619533 m, 4214 m/sec, 1330467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 135/591 6/2000 DLCshifumi-PT-3b-LTLFireability-11 639618 m, 4017 m/sec, 1370467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 140/591 6/2000 DLCshifumi-PT-3b-LTLFireability-11 659889 m, 4054 m/sec, 1411674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 145/591 6/2000 DLCshifumi-PT-3b-LTLFireability-11 680344 m, 4091 m/sec, 1452976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 150/591 6/2000 DLCshifumi-PT-3b-LTLFireability-11 700509 m, 4033 m/sec, 1493766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 155/591 7/2000 DLCshifumi-PT-3b-LTLFireability-11 720633 m, 4024 m/sec, 1533310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 160/591 7/2000 DLCshifumi-PT-3b-LTLFireability-11 739935 m, 3860 m/sec, 1570080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 165/591 7/2000 DLCshifumi-PT-3b-LTLFireability-11 759457 m, 3904 m/sec, 1607558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 170/591 7/2000 DLCshifumi-PT-3b-LTLFireability-11 779454 m, 3999 m/sec, 1647946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 175/591 7/2000 DLCshifumi-PT-3b-LTLFireability-11 799843 m, 4077 m/sec, 1689035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 180/591 7/2000 DLCshifumi-PT-3b-LTLFireability-11 820187 m, 4068 m/sec, 1729482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 185/591 8/2000 DLCshifumi-PT-3b-LTLFireability-11 840834 m, 4129 m/sec, 1771158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 190/591 8/2000 DLCshifumi-PT-3b-LTLFireability-11 861547 m, 4142 m/sec, 1812742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 195/591 8/2000 DLCshifumi-PT-3b-LTLFireability-11 882059 m, 4102 m/sec, 1854382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 200/591 8/2000 DLCshifumi-PT-3b-LTLFireability-11 903069 m, 4202 m/sec, 1897093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 205/591 8/2000 DLCshifumi-PT-3b-LTLFireability-11 923819 m, 4150 m/sec, 1939610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 210/591 8/2000 DLCshifumi-PT-3b-LTLFireability-11 943697 m, 3975 m/sec, 1979002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 215/591 9/2000 DLCshifumi-PT-3b-LTLFireability-11 963725 m, 4005 m/sec, 2018058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 220/591 9/2000 DLCshifumi-PT-3b-LTLFireability-11 984208 m, 4096 m/sec, 2058244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 225/591 9/2000 DLCshifumi-PT-3b-LTLFireability-11 1005468 m, 4252 m/sec, 2102295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 230/591 9/2000 DLCshifumi-PT-3b-LTLFireability-11 1026786 m, 4263 m/sec, 2145655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 235/591 9/2000 DLCshifumi-PT-3b-LTLFireability-11 1047474 m, 4137 m/sec, 2187633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 240/591 9/2000 DLCshifumi-PT-3b-LTLFireability-11 1067127 m, 3930 m/sec, 2226881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 245/591 10/2000 DLCshifumi-PT-3b-LTLFireability-11 1084744 m, 3523 m/sec, 2260294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 250/591 10/2000 DLCshifumi-PT-3b-LTLFireability-11 1103361 m, 3723 m/sec, 2297154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 255/591 10/2000 DLCshifumi-PT-3b-LTLFireability-11 1121073 m, 3542 m/sec, 2330764 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 260/591 10/2000 DLCshifumi-PT-3b-LTLFireability-11 1139414 m, 3668 m/sec, 2367441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 265/591 10/2000 DLCshifumi-PT-3b-LTLFireability-11 1158845 m, 3886 m/sec, 2406959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 270/591 10/2000 DLCshifumi-PT-3b-LTLFireability-11 1177689 m, 3768 m/sec, 2444843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 275/591 11/2000 DLCshifumi-PT-3b-LTLFireability-11 1196103 m, 3682 m/sec, 2481467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 280/591 11/2000 DLCshifumi-PT-3b-LTLFireability-11 1214733 m, 3726 m/sec, 2519559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 285/591 11/2000 DLCshifumi-PT-3b-LTLFireability-11 1233554 m, 3764 m/sec, 2557509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 290/591 11/2000 DLCshifumi-PT-3b-LTLFireability-11 1252170 m, 3723 m/sec, 2595483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 295/591 11/2000 DLCshifumi-PT-3b-LTLFireability-11 1270272 m, 3620 m/sec, 2630479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 300/591 11/2000 DLCshifumi-PT-3b-LTLFireability-11 1288321 m, 3609 m/sec, 2665472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 305/591 12/2000 DLCshifumi-PT-3b-LTLFireability-11 1305912 m, 3518 m/sec, 2698621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 310/591 12/2000 DLCshifumi-PT-3b-LTLFireability-11 1324149 m, 3647 m/sec, 2734876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 315/591 12/2000 DLCshifumi-PT-3b-LTLFireability-11 1343065 m, 3783 m/sec, 2773683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 320/591 12/2000 DLCshifumi-PT-3b-LTLFireability-11 1361556 m, 3698 m/sec, 2810670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 325/591 12/2000 DLCshifumi-PT-3b-LTLFireability-11 1380539 m, 3796 m/sec, 2848357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 330/591 12/2000 DLCshifumi-PT-3b-LTLFireability-11 1399611 m, 3814 m/sec, 2886903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 335/591 12/2000 DLCshifumi-PT-3b-LTLFireability-11 1418563 m, 3790 m/sec, 2924993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 340/591 13/2000 DLCshifumi-PT-3b-LTLFireability-11 1437450 m, 3777 m/sec, 2963231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 345/591 13/2000 DLCshifumi-PT-3b-LTLFireability-11 1456825 m, 3875 m/sec, 3002744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 350/591 13/2000 DLCshifumi-PT-3b-LTLFireability-11 1475775 m, 3790 m/sec, 3041538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 355/591 13/2000 DLCshifumi-PT-3b-LTLFireability-11 1494280 m, 3701 m/sec, 3078507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 360/591 13/2000 DLCshifumi-PT-3b-LTLFireability-11 1512818 m, 3707 m/sec, 3114880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 365/591 13/2000 DLCshifumi-PT-3b-LTLFireability-11 1531071 m, 3650 m/sec, 3149980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 370/591 14/2000 DLCshifumi-PT-3b-LTLFireability-11 1550929 m, 3971 m/sec, 3190840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 375/591 14/2000 DLCshifumi-PT-3b-LTLFireability-11 1570165 m, 3847 m/sec, 3230169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 380/591 14/2000 DLCshifumi-PT-3b-LTLFireability-11 1589654 m, 3897 m/sec, 3269844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 385/591 14/2000 DLCshifumi-PT-3b-LTLFireability-11 1608816 m, 3832 m/sec, 3308889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 390/591 14/2000 DLCshifumi-PT-3b-LTLFireability-11 1627293 m, 3695 m/sec, 3346385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 395/591 14/2000 DLCshifumi-PT-3b-LTLFireability-11 1645658 m, 3673 m/sec, 3384051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 400/591 15/2000 DLCshifumi-PT-3b-LTLFireability-11 1664924 m, 3853 m/sec, 3424681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 405/591 15/2000 DLCshifumi-PT-3b-LTLFireability-11 1683385 m, 3692 m/sec, 3462345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 410/591 15/2000 DLCshifumi-PT-3b-LTLFireability-11 1702465 m, 3816 m/sec, 3502977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 415/591 15/2000 DLCshifumi-PT-3b-LTLFireability-11 1722229 m, 3952 m/sec, 3545326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 420/591 15/2000 DLCshifumi-PT-3b-LTLFireability-11 1742082 m, 3970 m/sec, 3587856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 425/591 15/2000 DLCshifumi-PT-3b-LTLFireability-11 1761318 m, 3847 m/sec, 3628526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 430/591 15/2000 DLCshifumi-PT-3b-LTLFireability-11 1780320 m, 3800 m/sec, 3669061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 435/591 16/2000 DLCshifumi-PT-3b-LTLFireability-11 1799823 m, 3900 m/sec, 3711314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 440/591 16/2000 DLCshifumi-PT-3b-LTLFireability-11 1819382 m, 3911 m/sec, 3753160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 445/591 16/2000 DLCshifumi-PT-3b-LTLFireability-11 1838441 m, 3811 m/sec, 3793572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 450/591 16/2000 DLCshifumi-PT-3b-LTLFireability-11 1857793 m, 3870 m/sec, 3834349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 455/591 16/2000 DLCshifumi-PT-3b-LTLFireability-11 1876213 m, 3684 m/sec, 3872168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 460/591 16/2000 DLCshifumi-PT-3b-LTLFireability-11 1894458 m, 3649 m/sec, 3909064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 465/591 16/2000 DLCshifumi-PT-3b-LTLFireability-11 1913398 m, 3788 m/sec, 3949155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 470/591 17/2000 DLCshifumi-PT-3b-LTLFireability-11 1932899 m, 3900 m/sec, 3991601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 475/591 17/2000 DLCshifumi-PT-3b-LTLFireability-11 1952171 m, 3854 m/sec, 4032570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 480/591 17/2000 DLCshifumi-PT-3b-LTLFireability-11 1971627 m, 3891 m/sec, 4073634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 485/591 17/2000 DLCshifumi-PT-3b-LTLFireability-11 1991228 m, 3920 m/sec, 4115519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 490/591 17/2000 DLCshifumi-PT-3b-LTLFireability-11 2010901 m, 3934 m/sec, 4157498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 495/591 17/2000 DLCshifumi-PT-3b-LTLFireability-11 2030734 m, 3966 m/sec, 4199867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 500/591 18/2000 DLCshifumi-PT-3b-LTLFireability-11 2050231 m, 3899 m/sec, 4241483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 505/591 18/2000 DLCshifumi-PT-3b-LTLFireability-11 2070326 m, 4019 m/sec, 4285195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 510/591 18/2000 DLCshifumi-PT-3b-LTLFireability-11 2088305 m, 3595 m/sec, 4324069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 515/591 18/2000 DLCshifumi-PT-3b-LTLFireability-11 2107690 m, 3877 m/sec, 4365535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 520/591 18/2000 DLCshifumi-PT-3b-LTLFireability-11 2126637 m, 3789 m/sec, 4404806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 525/591 18/2000 DLCshifumi-PT-3b-LTLFireability-11 2145355 m, 3743 m/sec, 4443221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 530/591 19/2000 DLCshifumi-PT-3b-LTLFireability-11 2165620 m, 4053 m/sec, 4486878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 535/591 19/2000 DLCshifumi-PT-3b-LTLFireability-11 2185933 m, 4062 m/sec, 4531003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 540/591 19/2000 DLCshifumi-PT-3b-LTLFireability-11 2206087 m, 4030 m/sec, 4574268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 545/591 19/2000 DLCshifumi-PT-3b-LTLFireability-11 2225906 m, 3963 m/sec, 4616811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 550/591 19/2000 DLCshifumi-PT-3b-LTLFireability-11 2245830 m, 3984 m/sec, 4659973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 555/591 19/2000 DLCshifumi-PT-3b-LTLFireability-11 2263470 m, 3528 m/sec, 4693474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 560/591 19/2000 DLCshifumi-PT-3b-LTLFireability-11 2280986 m, 3503 m/sec, 4726630 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 565/591 20/2000 DLCshifumi-PT-3b-LTLFireability-11 2298784 m, 3559 m/sec, 4760918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 570/591 20/2000 DLCshifumi-PT-3b-LTLFireability-11 2317238 m, 3690 m/sec, 4797517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 575/591 20/2000 DLCshifumi-PT-3b-LTLFireability-11 2336069 m, 3766 m/sec, 4835272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 580/591 20/2000 DLCshifumi-PT-3b-LTLFireability-11 2354556 m, 3697 m/sec, 4872240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 585/591 20/2000 DLCshifumi-PT-3b-LTLFireability-11 2372662 m, 3621 m/sec, 4907470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 590/591 20/2000 DLCshifumi-PT-3b-LTLFireability-11 2391725 m, 3812 m/sec, 4945960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 50 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 DLCshifumi-PT-3b-LTLFireability-04
[[35mlola[0m][I] time limit : 590 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 49 DLCshifumi-PT-3b-LTLFireability-11
[[35mlola[0m][I] time limit : 2363 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 244
[[35mlola[0m][I] fired transitions : 244
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 5/590 1/5 DLCshifumi-PT-3b-LTLFireability-11 39968 m, -470351 m/sec, 108897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 10/590 1/5 DLCshifumi-PT-3b-LTLFireability-11 83550 m, 8716 m/sec, 231381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 15/590 2/5 DLCshifumi-PT-3b-LTLFireability-11 129916 m, 9273 m/sec, 362710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 20/590 2/5 DLCshifumi-PT-3b-LTLFireability-11 164186 m, 6854 m/sec, 441927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 25/590 2/5 DLCshifumi-PT-3b-LTLFireability-11 189628 m, 5088 m/sec, 490665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 30/590 2/5 DLCshifumi-PT-3b-LTLFireability-11 214021 m, 4878 m/sec, 537234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 35/590 2/5 DLCshifumi-PT-3b-LTLFireability-11 235795 m, 4354 m/sec, 578749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 40/590 3/5 DLCshifumi-PT-3b-LTLFireability-11 259823 m, 4805 m/sec, 626724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 45/590 3/5 DLCshifumi-PT-3b-LTLFireability-11 283303 m, 4696 m/sec, 673640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 50/590 3/5 DLCshifumi-PT-3b-LTLFireability-11 306142 m, 4567 m/sec, 718534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 55/590 3/5 DLCshifumi-PT-3b-LTLFireability-11 328844 m, 4540 m/sec, 763596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 60/590 3/5 DLCshifumi-PT-3b-LTLFireability-11 350239 m, 4279 m/sec, 805228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 65/590 4/5 DLCshifumi-PT-3b-LTLFireability-11 370299 m, 4012 m/sec, 843425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 70/590 4/5 DLCshifumi-PT-3b-LTLFireability-11 391007 m, 4141 m/sec, 883674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 75/590 4/5 DLCshifumi-PT-3b-LTLFireability-11 411734 m, 4145 m/sec, 924291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 80/590 4/5 DLCshifumi-PT-3b-LTLFireability-11 432664 m, 4186 m/sec, 965534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 85/590 4/5 DLCshifumi-PT-3b-LTLFireability-11 452689 m, 4005 m/sec, 1003576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 90/590 4/5 DLCshifumi-PT-3b-LTLFireability-11 473663 m, 4194 m/sec, 1044704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 95/590 5/5 DLCshifumi-PT-3b-LTLFireability-11 493807 m, 4028 m/sec, 1083276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 100/590 5/5 DLCshifumi-PT-3b-LTLFireability-11 514197 m, 4078 m/sec, 1122872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 105/590 5/5 DLCshifumi-PT-3b-LTLFireability-11 534086 m, 3977 m/sec, 1160604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 110/590 5/5 DLCshifumi-PT-3b-LTLFireability-11 555079 m, 4198 m/sec, 1202015 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 50 LTL EXCL 115/590 5/5 DLCshifumi-PT-3b-LTLFireability-11 575572 m, 4098 m/sec, 1241557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 50 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-02: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-03: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-3b-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-3b-LTLFireability-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] DLCshifumi-PT-3b-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 DLCshifumi-PT-3b-LTLFireability-01
[[35mlola[0m][I] time limit : 747 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 245
[[35mlola[0m][I] fired transitions : 246
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 DLCshifumi-PT-3b-LTLFireability-09
[[35mlola[0m][I] time limit : 1121 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 245
[[35mlola[0m][I] fired transitions : 245
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 DLCshifumi-PT-3b-LTLFireability-13
[[35mlola[0m][I] time limit : 2243 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for DLCshifumi-PT-3b-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 246
[[35mlola[0m][I] fired transitions : 248
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Portfolio finished: no open tasks 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-3b"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-3b, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276800316"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-3b.tgz
mv DLCshifumi-PT-3b execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;