About the Execution of LoLA for DLCshifumi-PT-2a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7220.107 | 3600000.00 | 494758.00 | 12264.00 | FFFF??F????????F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r115-smll-171624276800292.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is DLCshifumi-PT-2a, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r115-smll-171624276800292
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 672K
-rw-r--r-- 1 mcc users 5.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 61K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Apr 22 14:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Apr 22 14:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 06:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Apr 13 06:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Apr 13 06:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Apr 13 06:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Apr 22 14:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Apr 22 14:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 3 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 213K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-00
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-01
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-02
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-03
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-04
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-05
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-06
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-07
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-08
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-09
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-10
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-11
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-12
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-13
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-14
FORMULA_NAME DLCshifumi-PT-2a-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717115618152
FORMULA DLCshifumi-PT-2a-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2a-LTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2a-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2a-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2a-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA DLCshifumi-PT-2a-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 76 (type SKEL/SRCH) for 0 DLCshifumi-PT-2a-LTLFireability-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 76 (type SKEL/SRCH) for DLCshifumi-PT-2a-LTLFireability-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 31
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[*** LOG ERROR #0001 ***] [2024-05-31 00:33:38] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/FNDP) for 30 DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/EQUN) for 30 DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 81 (type SKEL/SRCH) for 30 DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 81 (type SKEL/SRCH) for DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 79 (type FNDP) for DLCshifumi-PT-2a-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 80 (type EQUN) for DLCshifumi-PT-2a-LTLFireability-06 (obsolete)
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/FNDP) for DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/EQUN) for DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 3 (type CNST) for 0 DLCshifumi-PT-2a-LTLFireability-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 14 (type EXCL) for 11 DLCshifumi-PT-2a-LTLFireability-01
[[35mlola[0m][I] time limit : 105 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 83 (type FNDP) for 30 DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 84 (type EQUN) for 30 DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 3 (type CNST) for DLCshifumi-PT-2a-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 14 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 30 DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] time limit : 120 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 83 (type FNDP) for DLCshifumi-PT-2a-LTLFireability-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 84 (type EQUN) for DLCshifumi-PT-2a-LTLFireability-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 DLCshifumi-PT-2a-LTLFireability-03
[[35mlola[0m][I] time limit : 138 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 DLCshifumi-PT-2a-LTLFireability-02
[[35mlola[0m][I] time limit : 144 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 84 (type EQUN) for DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 DLCshifumi-PT-2a-LTLFireability-04
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 87 (type FNDP) for 65 DLCshifumi-PT-2a-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 88 (type EQUN) for 65 DLCshifumi-PT-2a-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 83 (type FNDP) for DLCshifumi-PT-2a-LTLFireability-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 91 (type FNDP) for 65 DLCshifumi-PT-2a-LTLFireability-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 91 (type FNDP) for DLCshifumi-PT-2a-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 87 (type FNDP) for DLCshifumi-PT-2a-LTLFireability-15 (obsolete)
[[35mlola[0m][W] CANCELED task # 88 (type EQUN) for DLCshifumi-PT-2a-LTLFireability-15 (obsolete)
[[35mlola[0m][I] FINISHED task # 88 (type EQUN) for DLCshifumi-PT-2a-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 87 (type FNDP) for DLCshifumi-PT-2a-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 25 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 19893
[[35mlola[0m][I] fired transitions : 146487
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 63 (type EXCL) for 62 DLCshifumi-PT-2a-LTLFireability-14
[[35mlola[0m][I] time limit : 359 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 88
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 59 DLCshifumi-PT-2a-LTLFireability-13
[[35mlola[0m][I] time limit : 399 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 60
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 DLCshifumi-PT-2a-LTLFireability-12
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 4/449 2/2000 DLCshifumi-PT-2a-LTLFireability-12 159699 m, 31939 m/sec, 4638383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 9/449 3/2000 DLCshifumi-PT-2a-LTLFireability-12 331535 m, 34367 m/sec, 9855747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 14/449 4/2000 DLCshifumi-PT-2a-LTLFireability-12 510927 m, 35878 m/sec, 15387770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 19/449 5/2000 DLCshifumi-PT-2a-LTLFireability-12 683883 m, 34591 m/sec, 20850970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 24/449 6/2000 DLCshifumi-PT-2a-LTLFireability-12 854235 m, 34070 m/sec, 26298678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 29/449 7/2000 DLCshifumi-PT-2a-LTLFireability-12 1021192 m, 33391 m/sec, 31694451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 34/449 8/2000 DLCshifumi-PT-2a-LTLFireability-12 1185693 m, 32900 m/sec, 37098644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 39/449 9/2000 DLCshifumi-PT-2a-LTLFireability-12 1361373 m, 35136 m/sec, 42594429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 44/449 10/2000 DLCshifumi-PT-2a-LTLFireability-12 1524407 m, 32606 m/sec, 47940301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 49/449 12/2000 DLCshifumi-PT-2a-LTLFireability-12 1690859 m, 33290 m/sec, 53387299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 54/449 13/2000 DLCshifumi-PT-2a-LTLFireability-12 1862489 m, 34326 m/sec, 58913231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 59/449 14/2000 DLCshifumi-PT-2a-LTLFireability-12 2035852 m, 34672 m/sec, 64473808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 64/449 15/2000 DLCshifumi-PT-2a-LTLFireability-12 2206093 m, 34048 m/sec, 70010026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 69/449 16/2000 DLCshifumi-PT-2a-LTLFireability-12 2377804 m, 34342 m/sec, 75644078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 74/449 17/2000 DLCshifumi-PT-2a-LTLFireability-12 2549935 m, 34426 m/sec, 81211955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 79/449 18/2000 DLCshifumi-PT-2a-LTLFireability-12 2717929 m, 33598 m/sec, 86716586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 84/449 19/2000 DLCshifumi-PT-2a-LTLFireability-12 2885308 m, 33475 m/sec, 92228823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 89/449 20/2000 DLCshifumi-PT-2a-LTLFireability-12 3055187 m, 33975 m/sec, 97808343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 94/449 21/2000 DLCshifumi-PT-2a-LTLFireability-12 3226382 m, 34239 m/sec, 103452241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 99/449 23/2000 DLCshifumi-PT-2a-LTLFireability-12 3396332 m, 33990 m/sec, 109003868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 104/449 24/2000 DLCshifumi-PT-2a-LTLFireability-12 3564244 m, 33582 m/sec, 114570150 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 109/449 25/2000 DLCshifumi-PT-2a-LTLFireability-12 3732565 m, 33664 m/sec, 120166167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 114/449 26/2000 DLCshifumi-PT-2a-LTLFireability-12 3900911 m, 33669 m/sec, 125782802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 119/449 27/2000 DLCshifumi-PT-2a-LTLFireability-12 4063594 m, 32536 m/sec, 131263515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 124/449 28/2000 DLCshifumi-PT-2a-LTLFireability-12 4229132 m, 33107 m/sec, 136798141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 129/449 29/2000 DLCshifumi-PT-2a-LTLFireability-12 4392894 m, 32752 m/sec, 142273671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 134/449 30/2000 DLCshifumi-PT-2a-LTLFireability-12 4555393 m, 32499 m/sec, 147763468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 139/449 31/2000 DLCshifumi-PT-2a-LTLFireability-12 4718214 m, 32564 m/sec, 153253790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 144/449 32/2000 DLCshifumi-PT-2a-LTLFireability-12 4881072 m, 32571 m/sec, 158739883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 149/449 33/2000 DLCshifumi-PT-2a-LTLFireability-12 5044633 m, 32712 m/sec, 164275780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 154/449 34/2000 DLCshifumi-PT-2a-LTLFireability-12 5207052 m, 32483 m/sec, 169759116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 159/449 35/2000 DLCshifumi-PT-2a-LTLFireability-12 5368852 m, 32360 m/sec, 175270056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 164/449 36/2000 DLCshifumi-PT-2a-LTLFireability-12 5531059 m, 32441 m/sec, 180774161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 169/449 37/2000 DLCshifumi-PT-2a-LTLFireability-12 5692634 m, 32315 m/sec, 186306947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 174/449 39/2000 DLCshifumi-PT-2a-LTLFireability-12 5853395 m, 32152 m/sec, 191797384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 179/449 40/2000 DLCshifumi-PT-2a-LTLFireability-12 6014813 m, 32283 m/sec, 197281481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 184/449 41/2000 DLCshifumi-PT-2a-LTLFireability-12 6176267 m, 32290 m/sec, 202759167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 189/449 42/2000 DLCshifumi-PT-2a-LTLFireability-12 6336177 m, 31982 m/sec, 208254984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 194/449 43/2000 DLCshifumi-PT-2a-LTLFireability-12 6498697 m, 32504 m/sec, 213748795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 199/449 44/2000 DLCshifumi-PT-2a-LTLFireability-12 6656469 m, 31554 m/sec, 219156679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 204/449 45/2000 DLCshifumi-PT-2a-LTLFireability-12 6814102 m, 31526 m/sec, 224567085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 209/449 46/2000 DLCshifumi-PT-2a-LTLFireability-12 6970801 m, 31339 m/sec, 229989024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 214/449 47/2000 DLCshifumi-PT-2a-LTLFireability-12 7128218 m, 31483 m/sec, 235430442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 219/449 48/2000 DLCshifumi-PT-2a-LTLFireability-12 7287342 m, 31824 m/sec, 240895029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 224/449 49/2000 DLCshifumi-PT-2a-LTLFireability-12 7449644 m, 32460 m/sec, 246412722 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 229/449 50/2000 DLCshifumi-PT-2a-LTLFireability-12 7614211 m, 32913 m/sec, 251948498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 234/449 51/2000 DLCshifumi-PT-2a-LTLFireability-12 7772408 m, 31639 m/sec, 257468878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 239/449 52/2000 DLCshifumi-PT-2a-LTLFireability-12 7932451 m, 32008 m/sec, 263005966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 244/449 53/2000 DLCshifumi-PT-2a-LTLFireability-12 8100733 m, 33656 m/sec, 268639491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 249/449 54/2000 DLCshifumi-PT-2a-LTLFireability-12 8258330 m, 31519 m/sec, 274110652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 254/449 55/2000 DLCshifumi-PT-2a-LTLFireability-12 8418335 m, 32001 m/sec, 279579017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 259/449 56/2000 DLCshifumi-PT-2a-LTLFireability-12 8582449 m, 32822 m/sec, 285160063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 264/449 57/2000 DLCshifumi-PT-2a-LTLFireability-12 8742103 m, 31930 m/sec, 290623792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 269/449 58/2000 DLCshifumi-PT-2a-LTLFireability-12 8901987 m, 31976 m/sec, 296136017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 274/449 59/2000 DLCshifumi-PT-2a-LTLFireability-12 9063448 m, 32292 m/sec, 301633906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 279/449 60/2000 DLCshifumi-PT-2a-LTLFireability-12 9225752 m, 32460 m/sec, 307156249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 284/449 61/2000 DLCshifumi-PT-2a-LTLFireability-12 9387044 m, 32258 m/sec, 312707340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 289/449 63/2000 DLCshifumi-PT-2a-LTLFireability-12 9546432 m, 31877 m/sec, 318221676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 294/449 64/2000 DLCshifumi-PT-2a-LTLFireability-12 9702010 m, 31115 m/sec, 323679554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 299/449 65/2000 DLCshifumi-PT-2a-LTLFireability-12 9861010 m, 31800 m/sec, 329201122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 304/449 66/2000 DLCshifumi-PT-2a-LTLFireability-12 10016208 m, 31039 m/sec, 334662688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 309/449 67/2000 DLCshifumi-PT-2a-LTLFireability-12 10171946 m, 31147 m/sec, 340072101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 314/449 68/2000 DLCshifumi-PT-2a-LTLFireability-12 10330060 m, 31622 m/sec, 345493497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 319/449 69/2000 DLCshifumi-PT-2a-LTLFireability-12 10483408 m, 30669 m/sec, 350882128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 324/449 70/2000 DLCshifumi-PT-2a-LTLFireability-12 10639918 m, 31302 m/sec, 356261704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 329/449 71/2000 DLCshifumi-PT-2a-LTLFireability-12 10796338 m, 31284 m/sec, 361688650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 334/449 72/2000 DLCshifumi-PT-2a-LTLFireability-12 10954679 m, 31668 m/sec, 367139530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 339/449 73/2000 DLCshifumi-PT-2a-LTLFireability-12 11110365 m, 31137 m/sec, 372514914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 344/449 74/2000 DLCshifumi-PT-2a-LTLFireability-12 11262901 m, 30507 m/sec, 377847884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 349/449 75/2000 DLCshifumi-PT-2a-LTLFireability-12 11419898 m, 31399 m/sec, 383260361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 354/449 76/2000 DLCshifumi-PT-2a-LTLFireability-12 11576966 m, 31413 m/sec, 388634984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 359/449 77/2000 DLCshifumi-PT-2a-LTLFireability-12 11732374 m, 31081 m/sec, 394030396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 364/449 78/2000 DLCshifumi-PT-2a-LTLFireability-12 11890927 m, 31710 m/sec, 399448799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 369/449 79/2000 DLCshifumi-PT-2a-LTLFireability-12 12044454 m, 30705 m/sec, 404830664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 374/449 80/2000 DLCshifumi-PT-2a-LTLFireability-12 12197275 m, 30564 m/sec, 410172266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 379/449 81/2000 DLCshifumi-PT-2a-LTLFireability-12 12354649 m, 31474 m/sec, 415594059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 384/449 82/2000 DLCshifumi-PT-2a-LTLFireability-12 12513720 m, 31814 m/sec, 421017742 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 389/449 83/2000 DLCshifumi-PT-2a-LTLFireability-12 12674667 m, 32189 m/sec, 426471733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 394/449 84/2000 DLCshifumi-PT-2a-LTLFireability-12 12827199 m, 30506 m/sec, 431822082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 399/449 85/2000 DLCshifumi-PT-2a-LTLFireability-12 12982868 m, 31133 m/sec, 437234854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 404/449 86/2000 DLCshifumi-PT-2a-LTLFireability-12 13139232 m, 31272 m/sec, 442632960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 409/449 87/2000 DLCshifumi-PT-2a-LTLFireability-12 13296021 m, 31357 m/sec, 448042287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 414/449 88/2000 DLCshifumi-PT-2a-LTLFireability-12 13449228 m, 30641 m/sec, 453421111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 419/449 89/2000 DLCshifumi-PT-2a-LTLFireability-12 13601834 m, 30521 m/sec, 458777762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 424/449 90/2000 DLCshifumi-PT-2a-LTLFireability-12 13754812 m, 30595 m/sec, 464119797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 429/449 91/2000 DLCshifumi-PT-2a-LTLFireability-12 13909386 m, 30914 m/sec, 469525616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 434/449 92/2000 DLCshifumi-PT-2a-LTLFireability-12 14062665 m, 30655 m/sec, 474863929 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 439/449 93/2000 DLCshifumi-PT-2a-LTLFireability-12 14216819 m, 30830 m/sec, 480199525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 444/449 94/2000 DLCshifumi-PT-2a-LTLFireability-12 14373700 m, 31376 m/sec, 485595220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 449/449 95/2000 DLCshifumi-PT-2a-LTLFireability-12 14529084 m, 31076 m/sec, 490948810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 57 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 DLCshifumi-PT-2a-LTLFireability-11
[[35mlola[0m][I] time limit : 449 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 56 DLCshifumi-PT-2a-LTLFireability-12
[[35mlola[0m][I] time limit : 3145 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 5/449 2/5 DLCshifumi-PT-2a-LTLFireability-12 181101 m, -2869596 m/sec, 5303937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 10/449 3/5 DLCshifumi-PT-2a-LTLFireability-12 362327 m, 36245 m/sec, 10812858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 15/449 4/5 DLCshifumi-PT-2a-LTLFireability-12 538604 m, 35255 m/sec, 16243172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 57 LTL EXCL 20/449 5/5 DLCshifumi-PT-2a-LTLFireability-12 703662 m, 33011 m/sec, 21487943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 57 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-09: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 DLCshifumi-PT-2a-LTLFireability-10
[[35mlola[0m][I] time limit : 520 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 DLCshifumi-PT-2a-LTLFireability-09
[[35mlola[0m][I] time limit : 624 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 50
[[35mlola[0m][I] fired transitions : 883
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 DLCshifumi-PT-2a-LTLFireability-08
[[35mlola[0m][I] time limit : 1040 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 DLCshifumi-PT-2a-LTLFireability-07
[[35mlola[0m][I] time limit : 1560 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 DLCshifumi-PT-2a-LTLFireability-05
[[35mlola[0m][I] time limit : 3120 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for DLCshifumi-PT-2a-LTLFireability-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1905 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1910 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1915 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1920 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1925 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1930 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1935 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1940 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1945 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1950 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1955 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1960 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1965 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1970 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1975 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1980 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1985 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1990 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1995 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2000 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2005 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2010 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2015 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2020 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2025 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2030 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2035 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2040 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2045 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2050 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2055 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2060 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2065 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2070 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2075 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2080 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2085 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2090 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2095 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2100 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2105 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2110 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2115 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2120 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2125 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2130 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2135 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2140 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2145 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2150 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2155 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2160 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2165 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2170 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2175 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2180 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2185 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2190 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2195 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2200 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2205 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2210 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2215 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2220 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2225 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-06: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mDLCshifumi-PT-2a-LTLFireability-08: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-09: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-15: CONJ false findpath[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] DLCshifumi-PT-2a-LTLFireability-12: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2230 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-00: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mDLCshifumi-PT-2a-LTLFireability-03: LTL false LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="DLCshifumi-PT-2a"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is DLCshifumi-PT-2a, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r115-smll-171624276800292"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/DLCshifumi-PT-2a.tgz
mv DLCshifumi-PT-2a execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;